collapsing devices.

Stefan Reinauer stepan at
Wed Dec 15 06:16:01 CET 2004

* Yinghai Lu <yhlu at> [041213 03:54]:
> Please try this:
> 1. Comment out inconherent init in auto.c
> 2. disable hard_reset in northbridge.c 

It will hang here:
PCI: 04:00.0 [1022/7464] enabled
PCI: 04:00.1 [1022/7464] enabled
PCI: 04:00.2 No device operations
PCI: 04:01.0 No device operations
PCI: 04:04.0 [1002/4752] enabled
PCI: 04:05.0 [8086/1209] enabled
PCI: pci_scan_bus returning with max=04
PNP: 002e.0 enabled
PNP: 002e.1 disabled
PNP: 002e.2 enabled
PNP: 002e.3 disabled
PNP: 002e.5 enabled
PNP: 002e.6 disabled
PNP: 002e.7 disabled
PNP: 002e.8 disabled
PNP: 002e.9 disabled
PNP: 002e.a disabled
PNP: 002e.b enabled
I2C: 70 enabled
PCI: pci_scan_bus returning with max=04
PCI: 00:18.0 Hyper transport scan link: 1 new max: 4
PCI: 00:19.0 amdk8_scan_chains max: 4 starting...
PCI: 00:19.0 Hyper transport scan link: 2 max: 5

which made me assume that the ht chain on cpu1 (0:19.x) is mapped to
bus 5 and higher. Wrong?


More information about the coreboot mailing list