V2 Epia report

ron minnich rminnich at lanl.gov
Fri Oct 10 18:19:00 CEST 2003


On 10 Oct 2003, Eric W. Biederman wrote:

> 
> 	southbridge amd/amd8111 "amd8111"
> 		pci 0:0.0 on
> 		pci 0:1.0 on
> 		pci 0:1.1 on
> 		pci 0:1.2 on
> 		pci 0:1.3 on
> 		pci 0:1.5 on
> 		pci 0:1.6 off
> 
> 	end

BEAUTIFUL.

ron




More information about the coreboot mailing list