SiS630 Software Watchdog Timer

Steve Gehlbach steve at
Mon Mar 17 21:02:00 CET 2003

Ronald G. Minnich wrote:
> On Mon, 17 Mar 2003, Steve Gehlbach wrote:
>>Maybe it is related to running at 0xffff0000 instead of 0xf0000.  Did we 
>>cached that region?  The mtrr code is there but I have not checked 
>>through it to see what regions are cached.
> I am almost certain we do not cache that region. That might be it.
> ron

How about using XIP_ROM_SIZE and XIP_ROM_BASE; seems to setup WP caching 
  on variable MTRR 0x203 (mem type=5).  Or does this have other effects; 
maybe use a different option with same code?


More information about the coreboot mailing list