coherent hypertransport enumeration on opteron
YhLu at tyan.com
Tue Jun 24 19:32:00 CEST 2003
The RAM on CPU1's northbridge can go through now. I mistype several 0x19 to
I have enabled the SMP support in Config file.
As for the missing functions.
I have copied secondCPU.S and udelay related files to the freebios2.
The result is it can not jumping into LinuxBIOS again.
In the Config last line you said something need to be fixed up.
Do I need to change the START_CPU_SEG ?
More information about the coreboot