rtl8139 NIC IRQ is 0 on m758lmr+ mainboard

ollie lho ollie at sis.com.tw
Wed Feb 12 21:21:01 CET 2003


On Thu, 2003-02-13 at 09:53, riskin at 263.net wrote:
> ----- Original Message -----
> From: "(Eric W. Biederman)" <ebiederman at lnxi.com>
> To: "Ronald G. Minnich" <rminnich at lanl.gov>
> Cc: <riskin at 263.net>,<linuxbios at clustermatic.org>
> Sent: 2003-02-12 20:44:11
> Subject: Re: rtl8139 NIC IRQ is 0 on m758lmr+ mainboard
> 
> 
> >2.2 was o.k. with an SMP kernel, and an MP table in LinuxBIOS.  The
> >other cases it failed with.  We were just happy when we could load 2.2
> >and we quickly switched to 2.3.x.  The 2.4.x kernel code for assigning 
> >interrupts from irqs is not to bad, if you want to look at putting
> >it into LinuxBIOS to support your 2.2.x kernel....
> >
> >> We're going to have to get linuxbios to set this stuff up.
> >> 
> >> I made a first stab but ran out of time, will have to try again
> >> later.
> >
> >The interesting variant which is coming up is MSI.  Interrupts
> >over the pci bus, as specified in pci 2.3, pci-x 2.0 and pci-express.
> >
> >The interrupt story keeps getting more complicated, not less...
> >
> >Eric
> 
> Does your mainboad support APIC?
> 
> I think that if The SMP kernel is ok,the mainboard must support APIC.
> If the mainboad doesn't support APIC,maybe the kernel need support IRQ route table.
> But the 2.2.x kernel  doesn't support parsing the IRQ route table supplied by LinuxBIOS. 
> But the mainboad(sis630 chip set) used by me doesn't support it,according to ollie.( ollie at sis.com.tw)
> 
> Is the sis630 chip set  wired as following?
> 
>  
> 	 *                          INTA   INTB   INTC   INTD
> 	 *                         ----------------------------
> 	 * slot 1: dev=0x9  wiring: PIRQ_C PIRQ_D PIRQ_A PIRQ_B
> 	 * slot 2: dev=0xb  wiring: PIRQ_B PIRQ_C PIRQ_D PIRQ_A
> 	 * slot 3: dev=0xd  wiring: PIRQ_A PIRQ_B PIRQ_C PIRQ_D
> 

BTW, I don' think 2.2.x kernel has the code to program th IRQ router in 
the chipset neither.

-- 
ollie lho <ollie at sis.com.tw>




More information about the coreboot mailing list