[Etherboot-users] re: s2885

YhLu YhLu at tyan.com
Mon Aug 18 21:20:01 CEST 2003


Eric,

There is one hardcode in src/northbridge/amd/amdk8/northbridge.c to change
the value of 0xBC to 0x00ffff00, so the link2 to cpu0 is changed back to
link0 again.

I changed the hard code to "|" instead of direct assignment.

But it hung after get the Ethernet mac address.

Any idea?

Regards

YH.


Etherboot 5.2.0 (GPL) http://etherboot.org Tagged ELF for [TG3]
Relocating _text from: [00025a60,00065df0) to [efebfc70,eff00000)
Probing pci nic...
00:01.00 [1022/7450]
00:01.01 [1022/7451]
00:02.00 [1022/7450]
00:02.01 [1022/7451]
00:03.00 [1022/7460]
00:04.00 [1022/7468]
00:04.01 [1022/7469]
00:04.02 [1022/746A]
00:04.03 [1022/746B]
00:04.05 [1022/746D]
00:18.00 [1022/1100]
00:18.01 [1022/1101]
00:18.02 [1022/1102]
00:18.03 [1022/1103]
00:19.00 [1022/1100]
00:19.01 [1022/1101]
00:19.02 [1022/1102]
00:19.03 [1022/1103]
01:09.00 [14E4/16A7]
[tg3-5703X]The PCI BIOS has not enabled this device!
Updating PCI command 0002->0007. pci_bus 01 pci_device_fn 48
Capability: 7
Capability: 1
err=0
Ethernet addr: 00:E0:81:F0:19:63
Tigon3 [partno(BCM95703A30) rev 1002 PHY(5703)] (PCIX:100MHz:64-bit)





More information about the coreboot mailing list