linuxbios with ADLO [EPIA]

NEWBELL7 at magicn.com NEWBELL7 at magicn.com
Wed Apr 30 09:06:01 CEST 2003


Hello! Long time no see.

I am trying to use framebuffer using linuxbios. So I am about to use
ADLO.

linuxbios -> etherboot -> ADLO -> Bochs -> VGA BIOS -> LiLo -> Linux
(             flash rom      )    (          remote server         )
(MBR)  
Is that sequence right ? And I adopt the code which Andrew lp wrote on
mailing list 
to enabel VGA device. But etherboot didn't work. ( Before enabling VGA
device , it worked. ) .. The debug message is below.

why didn't etherboot worked ? I think that the difference between
enabling VGA and disabling VGA is PCI bus scanning and resource
allocation part. Who does know this problem ?

Thanks for your attention and your help.

========================================================================
=====
0
LinuxBIOS-1.0.0 Wed Apr 30 15:46:33 KST 2003 starting...
Copying LinuxBIOS to ram.
Jumping to LinuxBIOS.
LinuxBIOS-1.0.0 Wed Apr 30 15:46:33 KST 2003 booting...
Finding PCI configuration type.
PCI: Using configuration type 1
Scanning PCI bus...PCI: pci_scan_bus for bus 0
PCI: 00:00.0 [1106/0601]
PCI: 00:01.0 [1106/8601]
PCI: 00:11.0 [1106/8231]
PCI: 00:11.1 [1106/0571]
PCI: 00:11.2 [1106/3038]
PCI: 00:11.3 [1106/3038]
PCI: 00:11.4 [1106/8235]
PCI: 00:11.5 [1106/3058]
PCI: 00:11.6 [1106/3068]
PCI: 00:12.0 [1106/3065]
PCI: pci_scan_bus for bus 1
PCI: 01:00.0 [1023/8500]
PCI: pci_scan_bus returning with max=01
PCI: pci_scan_bus returning with max=01
done
Allocating PCI resources...
PCI: 00:00.0 register 10(00000008), read-only ignoring it
PCI: 00:00.0 register 10(00000008), read-only ignoring it
PCI: 00:00.0 register 10(00000008), read-only ignoring it
PCI: 00:00.0 register 10(00000008), read-only ignoring it
ASSIGN RESOURCES, bus 0
PCI: 00:01.0 1c <- [0x00001000 - 0x00000fff] bus 1 io
PCI: 00:01.0 24 <- [0xfe900000 - 0xfe8fffff] bus 1 prefmem
PCI: 00:01.0 20 <- [0xfd800000 - 0xfe8fffff] bus 1 mem
ASSIGN RESOURCES, bus 1
PCI: 01:00.0 10 <- [0xfd800000 - 0xfdffffff] mem
PCI: 01:00.0 14 <- [0xfe800000 - 0xfe81ffff] mem
PCI: 01:00.0 18 <- [0xfe000000 - 0xfe7fffff] mem
ASSIGNED RESOURCES, bus 1
PCI: 00:11.1 20 <- [0x00001c40 - 0x00001c4f] io
PCI: 00:11.2 20 <- [0x00001c00 - 0x00001c1f] io
PCI: 00:11.3 20 <- [0x00001c20 - 0x00001c3f] io
PCI: 00:11.5 10 <- [0x00001000 - 0x000010ff] io
PCI: 00:11.5 14 <- [0x00001c50 - 0x00001c53] io
PCI: 00:11.5 18 <- [0x00001c60 - 0x00001c63] io
PCI: 00:11.6 10 <- [0x00001400 - 0x000014ff] io
PCI: 00:12.0 10 <- [0x00001800 - 0x000018ff] io
PCI: 00:12.0 14 <- [0xfe900000 - 0xfe9000ff] mem
ASSIGNED RESOURCES, bus 0
Allocating VGA resource
done.
Enabling PCI resourcess...PCI: 00:00.0 cmd <- 06
PCI: 00:01.0 cmd <- 07
PCI: 00:11.0 cmd <- 87
PCI: 00:11.1 cmd <- 81
PCI: 00:11.2 cmd <- 01
PCI: 00:11.3 cmd <- 01
PCI: 00:11.4 cmd <- 00
PCI: 00:11.5 cmd <- 01
PCI: 00:11.6 cmd <- 01
PCI: 00:12.0 cmd <- 83
PCI: 01:00.0 cmd <- 03
done.
Initializing PCI devices...
PCI devices initialized
sizeram: returning 0x3e000 KB
sizeram: NOT returning 0x3e000 KB
sizeram: there are still some SPD problems ...
sizeram: SO we return only 0x10000 KB
totalram: 64M
Initializing CPU #0
Enabling cache...
Setting fixed MTRRs(0-88) type: UC
Setting fixed MTRRs(0-16) type: WB
DONE fixed MTRRs
Setting variable MTRR 0, base:    0MB, range:   64MB, type WB
DONE variable MTRRs
Clear out the extra MTRR's
call intel_enable_fixed_mtrr()
call intel_enable_var_mtrr()
Leave setup_mtrrs
done.
Max cpuid index    : 1
Vendor ID          : CentaurHauls
Processor Type     : 0x00
Processor Family   : 0x06
Processor Model    : 0x07
Processor Mask     : 0x00
Processor Stepping : 0x08
Feature flags      : 0x00803035

MTRR check
Fixed MTRRs   : Enabled
Variable MTRRs: Enabled
Disabling local apic...done.
CPU #0 Initialized
Mainboard fixup
IDE enable in reg. 50 is 0x7
set IDE reg. 50 to 0x7
IRQs in reg. 4c are 0x4
setting reg. 4c to 0x4
enables in reg 0x40 0x8
enables in reg 0x40 read back as 0xb
enables in reg 0x9 0x8f
enables in reg 0x9 read back as 0x8a
command in reg 0x4 0x81
command in reg 0x4 reads back as 0x7
Ethernet fixup
Configuring VIA LAN
RTC Init
Invalid CMOS LB checksum
Final mainboard fixup
Southbridge fixup
setting southbridge
Assigning IRQ 12 to 0:11.2
  Readback = 12
Assigning IRQ 12 to 0:11.3
  Readback = 12
Assigning IRQ 10 to 0:11.5
  Readback = 10
Assigning IRQ 10 to 0:11.6
  Readback = 10
setting ethernet
Assigning IRQ 11 to 0:12.0
  Readback = 11
setting pci slot
Checking IRQ routing tables...
/home/newbell/LinuxBios/freebios/src/arch/i386/lib/pirq_routing.c:
24:check_0
done.
Copying IRQ routing tables to 0xf0000...done.
Verifing priq routing tables copy at 0xf0000...failed
Wrote linuxbios table at: 00000500 - 00000664  checksum 2a26
Welcome to elfboot, the open sourced starter.
January 2002, Eric Biederman.
Version 1.2
   203:init_bytes() - zkernel_start:0xfff00000  zkernel_mask:0x0000ffff
Searching for 16 byte tags
    64:rom_read_bytes() - overflowed source buffer. max_block = 15
init_bytes found 0 tags
Found ELF candiate at offset 0
New segment addr 0x94000 size 0x74e8 offset 0x60 filesize 0x396c
(cleaned up) New segment addr 0x94000 size 0x74e8 offset 0x60 filesize
0x396c
Loading Segment: addr: 0x0000000000094000 memsz: 0x00000000000074e8
filesz: 0x0c
Clearing Segment: addr: 0x000000000009796c memsz: 0x0000000000003b7c
Jumping to boot code at 0x94000
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://www.coreboot.org/pipermail/coreboot/attachments/20030430/56f9a546/attachment.html>


More information about the coreboot mailing list