[coreboot-gerrit] Change in ...coreboot[master]: mediatek/mt8183: Add external interrupts (EINT) support
Tristan Hsieh (Code Review)
gerrit at coreboot.org
Thu Nov 29 10:23:03 CET 2018
Tristan Hsieh has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/29921
Change subject: mediatek/mt8183: Add external interrupts (EINT) support
......................................................................
mediatek/mt8183: Add external interrupts (EINT) support
To communicate with TPM, We need EINT dirver for TPM intterupt.
BUG=b:80501386
BRANCH=none
TEST=emerge-kukui coreboot
Change-Id: I730ee52226d17bf4ab51aa0ec09ea331766548ab
Signed-off-by: Tristan Shieh <tristan.shieh at mediatek.com>
---
M src/soc/mediatek/mt8183/Makefile.inc
M src/soc/mediatek/mt8183/include/soc/addressmap.h
2 files changed, 5 insertions(+), 4 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/21/29921/1
diff --git a/src/soc/mediatek/mt8183/Makefile.inc b/src/soc/mediatek/mt8183/Makefile.inc
index b981e45..244b2c4 100644
--- a/src/soc/mediatek/mt8183/Makefile.inc
+++ b/src/soc/mediatek/mt8183/Makefile.inc
@@ -2,7 +2,7 @@
bootblock-y += auxadc.c
bootblock-y += bootblock.c
-bootblock-y += ../common/gpio.c gpio.c
+bootblock-y += ../common/eint.c ../common/gpio.c gpio.c
bootblock-y += ../common/pll.c pll.c
bootblock-$(CONFIG_SPI_FLASH) += ../common/spi.c spi.c
bootblock-y += ../common/timer.c
@@ -14,7 +14,7 @@
decompressor-y += ../common/timer.c
verstage-y += auxadc.c
-verstage-y += ../common/gpio.c gpio.c
+verstage-y += ../common/eint.c ../common/gpio.c gpio.c
verstage-$(CONFIG_SPI_FLASH) += ../common/spi.c spi.c
verstage-y += ../common/timer.c
verstage-y += ../common/uart.c
@@ -26,7 +26,7 @@
romstage-y += dramc_pi_basic_api.c
romstage-y += dramc_pi_calibration_api.c
romstage-y += memory.c
-romstage-y += ../common/gpio.c gpio.c
+romstage-y += ../common/eint.c ../common/gpio.c gpio.c
romstage-y += ../common/mmu_operations.c mmu_operations.c
romstage-y += ../common/pmic_wrap.c pmic_wrap.c mt6358.c
romstage-$(CONFIG_SPI_FLASH) += ../common/spi.c spi.c
@@ -36,7 +36,7 @@
ramstage-y += auxadc.c
ramstage-y += ../common/cbmem.c emi.c
-ramstage-y += ../common/gpio.c gpio.c
+ramstage-y += ../common/eint.c ../common/gpio.c gpio.c
ramstage-y += ../common/mmu_operations.c mmu_operations.c
ramstage-y += ../common/mtcmos.c mtcmos.c
ramstage-y += soc.c
diff --git a/src/soc/mediatek/mt8183/include/soc/addressmap.h b/src/soc/mediatek/mt8183/include/soc/addressmap.h
index 7578c28..2b2c8e8 100644
--- a/src/soc/mediatek/mt8183/include/soc/addressmap.h
+++ b/src/soc/mediatek/mt8183/include/soc/addressmap.h
@@ -28,6 +28,7 @@
SPM_BASE = IO_PHYS + 0x00006000,
RGU_BASE = IO_PHYS + 0x00007000,
GPT_BASE = IO_PHYS + 0x00008000,
+ EINT_BASE = IO_PHYS + 0x0000B000,
APMIXED_BASE = IO_PHYS + 0x0000C000,
PWRAP_BASE = IO_PHYS + 0x0000D000,
EMI_BASE = IO_PHYS + 0x00219000,
--
To view, visit https://review.coreboot.org/c/coreboot/+/29921
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I730ee52226d17bf4ab51aa0ec09ea331766548ab
Gerrit-Change-Number: 29921
Gerrit-PatchSet: 1
Gerrit-Owner: Tristan Hsieh <tristan.shieh at mediatek.com>
Gerrit-MessageType: newchange
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20181129/ea8a5cf1/attachment.html>
More information about the coreboot-gerrit
mailing list