[coreboot-gerrit] Change in coreboot[master]: soc/amd/common/block/pci: Get rid of device_t

Elyes HAOUAS (Code Review) gerrit at coreboot.org
Tue May 22 10:59:23 CEST 2018


Elyes HAOUAS has uploaded this change for review. ( https://review.coreboot.org/26459


Change subject: soc/amd/common/block/pci: Get rid of device_t
......................................................................

soc/amd/common/block/pci: Get rid of device_t

Use of device_t has been abandoned in ramstage.

Change-Id: I82089475eb43d58303d1091f35aee06f1f04b4a4
Signed-off-by: Elyes HAOUAS <ehaouas at noos.fr>
---
M src/soc/amd/common/block/pci/amd_pci_util.c
1 file changed, 2 insertions(+), 2 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/59/26459/1

diff --git a/src/soc/amd/common/block/pci/amd_pci_util.c b/src/soc/amd/common/block/pci/amd_pci_util.c
index 74bb533..8127601 100644
--- a/src/soc/amd/common/block/pci/amd_pci_util.c
+++ b/src/soc/amd/common/block/pci/amd_pci_util.c
@@ -97,8 +97,8 @@
  */
 void write_pci_cfg_irqs(void)
 {
-	device_t dev = NULL;  /* Our current device to route IRQs */
-	device_t target_dev = NULL; /* to bridge a device may be connected to */
+	struct device *dev = NULL;  /* Our current device to route IRQs */
+	struct device *target_dev = NULL; /* to bridge a device may be connected to */
 	u16 int_pin = 0;      /* Value of the INT_PIN register 0x3D */
 	u16 target_pin = 0;   /* Pin we will search our tables for */
 	u16 int_line = 0;     /* IRQ # read from PCI_INTR tbl and write to 3C */

-- 
To view, visit https://review.coreboot.org/26459
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I82089475eb43d58303d1091f35aee06f1f04b4a4
Gerrit-Change-Number: 26459
Gerrit-PatchSet: 1
Gerrit-Owner: Elyes HAOUAS <ehaouas at noos.fr>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180522/ed3bafcc/attachment.html>


More information about the coreboot-gerrit mailing list