[coreboot-gerrit] Change in coreboot[master]: Documentation: Add SandyBridge NRI feature matrix
Patrick Rudolph (Code Review)
gerrit at coreboot.org
Wed Jun 13 18:57:55 CEST 2018
Patrick Rudolph has uploaded this change for review. ( https://review.coreboot.org/27093
Change subject: Documentation: Add SandyBridge NRI feature matrix
......................................................................
Documentation: Add SandyBridge NRI feature matrix
Change-Id: I69b014430802de132c8d9b6c8409bc762b995468
Signed-off-by: Patrick Rudolph <siro at das-labor.org>
---
M Documentation/northbridge/intel/sandybridge/index.md
A Documentation/northbridge/intel/sandybridge/nri_features.md
2 files changed, 88 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/93/27093/1
diff --git a/Documentation/northbridge/intel/sandybridge/index.md b/Documentation/northbridge/intel/sandybridge/index.md
index 815abce..dcb090a 100644
--- a/Documentation/northbridge/intel/sandybridge/index.md
+++ b/Documentation/northbridge/intel/sandybridge/index.md
@@ -5,3 +5,4 @@
## Topics
- [Native Ram Initialization](nri.md)
+- [RAM initialization feature matrix](nri_features.md)
diff --git a/Documentation/northbridge/intel/sandybridge/nri_features.md b/Documentation/northbridge/intel/sandybridge/nri_features.md
new file mode 100644
index 0000000..4f48af1
--- /dev/null
+++ b/Documentation/northbridge/intel/sandybridge/nri_features.md
@@ -0,0 +1,87 @@
+# RAM initialization feature matrix
+
+## Options
+
+1. Native raminit
+ * Open Source
+ * Native Raminit is working for most frequencies on most boards.
+ * There might be errors to fix.
+2. mrc.bin raminit
+ * Closed Source (aka BLOB)
+ * No known errors.
+
+## Native raminit implemented features
+
+```eval_rst
++---------------------------+----------------------+-------------+---------+---------------------+
+| Option | Supported | Implemented | Working | Description |
++===========================+======================+=============+=========+=====================+
+| **Supported channels** |
++---------------------------+----------------------+-------------+---------+---------------------+
+| single and dual channel | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| Up to 4 slots | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| Up to 4 ranks per channel | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| **Supported frequencies** |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-1066 (533MHz) | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-1600 (800MHz) | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-1866 (933MHz) | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-2133 (1066MHz) | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-1400 (700MHz) | yes (IvyBridge only) | yes | yes | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-1800 (900MHz) | yes (IvyBridge only) | yes | yes | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-2000 (1000MHz) | yes (IvyBridge only) | yes | yes | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-2200 (1100MHz) | yes (IvyBridge only) | yes | yes | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-2400 (1200MHz) | yes (IvyBridge only) | yes | yes | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| DDR3-1800 (900MHz) | yes (IvyBridge only) | yes | yes | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| **Supported CAS latencies** |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL6 | yes | yes | ? | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL7 | yes | yes | ? | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL8 | yes | yes | ? | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL9 | yes | yes | ? | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL10 | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL11 | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL12 | yes | yes | ? | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL13 | yes | yes | yes | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL14 | yes | yes | ? | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| CL15 | yes | yes | ? | Since Coreboot 4.6 |
++---------------------------+----------------------+-------------+---------+---------------------+
+| **MRC cache (stored timings of last training)** |
++---------------------------+----------------------+-------------+---------+---------------------+
+| S3 | yes | yes | yes | |
++---------------------------+----------------------+-------------+---------+---------------------+
+| normal boot | yes | yes | yes | reset on CRC16 diff |
++---------------------------+----------------------+-------------+---------+---------------------+
+| **XMP support** |
++---------------------------+----------------------+-------------+---------+---------------------+
+| XMP Profile 1 | yes | yes | yes | only 1.5 V profiles |
++---------------------------+----------------------+-------------+---------+---------------------+
+| XMP Profile 2 | yes | yes | no | not activated |
++---------------------------+----------------------+-------------+---------+---------------------+
+| **ECC support** |
++---------------------------+----------------------+-------------+---------+---------------------+
+| ECC | yes | no | | |
++---------------------------+----------------------+-------------+---------+---------------------+
+```
--
To view, visit https://review.coreboot.org/27093
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I69b014430802de132c8d9b6c8409bc762b995468
Gerrit-Change-Number: 27093
Gerrit-PatchSet: 1
Gerrit-Owner: Patrick Rudolph <siro at das-labor.org>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180613/1165fee3/attachment-0001.html>
More information about the coreboot-gerrit
mailing list