[coreboot-gerrit] Change in coreboot[master]: src: Remove unneeded whitespace

Sat Jun 9 18:14:17 CEST 2018

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/26991 )

Change subject: src: Remove unneeded whitespace
......................................................................

Patch Set 6:

(18 comments)

https://review.coreboot.org/#/c/26991/6/src/include/bootstate.h
File src/include/bootstate.h:

https://review.coreboot.org/#/c/26991/6/src/include/bootstate.h@127
PS6, Line 127: #define INIT_BOOT_STATE_CALLBACK_DEBUG(bscb_)			\
Single statement macros should not use a do {} while (0) loop

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/agesa/family14/chip.h
File src/northbridge/amd/agesa/family14/chip.h:

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/agesa/family14/chip.h@30
PS6, Line 30: 	 *	{ {0x00, 0x00}, {0x00, 0x00}, }, // socket 1 - Channel 0 & 1 (Unused)
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdht/h3gtopo.h
File src/northbridge/amd/amdht/h3gtopo.h:

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdht/h3gtopo.h@259
PS6, Line 259: 	0x00, 0x44, 0x00, 0x44, 0x00, 0x44, 0x00, 0x44, 0x00, 0x44, 0x00, 0x44, 0x10, 0xFF	// Node6
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdmct/mct/mctdqs_d.c
File src/northbridge/amd/amdmct/mct/mctdqs_d.c:

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdmct/mct/mctdqs_d.c@464
PS6, Line 464: 		BanksPresent = 1;	/* flag for at least one bank is present */
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdmct/mct_ddr3/mctecc_d.c
File src/northbridge/amd/amdmct/mct_ddr3/mctecc_d.c:

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdmct/mct_ddr3/mctecc_d.c@118
PS6, Line 118: 	OB_ChipKill = mctGet_NVbits(NV_ChipKill);		/* ECC Chip-kill mode */
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdmct/mct_ddr3/mctecc_d.c@123
PS6, Line 123: 		/* mct_AdjustScrub_D(pDCTstatA, &nvbits); */	/* Need not adjust */
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdmct/mct_ddr3/s3utils.c
File src/northbridge/amd/amdmct/mct_ddr3/s3utils.c:

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/amdmct/mct_ddr3/s3utils.c@699
PS6, Line 699: 			//	wrmsr_uint64_t(0x00000260 | (i + 8), data->msr0000026[i]);
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/lx/northbridgeinit.c
File src/northbridge/amd/lx/northbridgeinit.c:

https://review.coreboot.org/#/c/26991/6/src/northbridge/amd/lx/northbridgeinit.c@597
PS6, Line 597:  *  SYSRC(7:0) = 00h		 ; writeback, can set to 08h to make writethrough
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb800/late.c
File src/southbridge/amd/cimx/sb800/late.c:

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb800/late.c@355
PS6, Line 355: 			sb_config->SATAMODE.SataMode.SataController = CIMX_OPTION_ENABLED;
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb800/late.c@361
PS6, Line 361: 			sb_config->SATAMODE.SataMode.SataController = CIMX_OPTION_DISABLED;
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb800/late.c@390
PS6, Line 390: 			if (AZALIA_DISABLE == sb_config->AzaliaController) {
Comparisons should place the constant on the right side of the test

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb800/late.c@390
PS6, Line 390: 			if (AZALIA_DISABLE == sb_config->AzaliaController) {
braces {} are not necessary for single statement blocks

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb900/late.c
File src/southbridge/amd/cimx/sb900/late.c:

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb900/late.c@383
PS6, Line 383: 			sb_config->SATAMODE.SataMode.SataIdeCombinedMode = DISABLED;
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb900/late.c@390
PS6, Line 390: 			if (AZALIA_DISABLE == sb_config->AzaliaController) {
Comparisons should place the constant on the right side of the test

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/cimx/sb900/late.c@390
PS6, Line 390: 			if (AZALIA_DISABLE == sb_config->AzaliaController) {
braces {} are not necessary for single statement blocks

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/rs780/gfx.c
File src/southbridge/amd/rs780/gfx.c:

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/rs780/gfx.c@452
PS6, Line 452: 	vgainfo.ulBootUpEngineClock = 500 * 100;		// setup option on reference BIOS, 500 is default
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/rs780/rs780.c
File src/southbridge/amd/rs780/rs780.c:

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/rs780/rs780.c@96
PS6, Line 96: 	/* CLKCFG:0xE8 Bit[17] = 0x1	 Powerdown clock to IOC GFX block in no external graphics mode */
line over 80 characters

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/sr5650/cmn.h
File src/southbridge/amd/sr5650/cmn.h:

https://review.coreboot.org/#/c/26991/6/src/southbridge/amd/sr5650/cmn.h@23
PS6, Line 23: #define NBHTIU_INDEX	0x94 /* Note: It is different with RS690, whose HTIU index is 0xA8 */
line over 80 characters

-- 
To view, visit https://review.coreboot.org/26991
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: I630d49ab504d9f6e052806b516a600fa41b9a8da
Gerrit-Change-Number: 26991
Gerrit-PatchSet: 6
Gerrit-Owner: Elyes HAOUAS <ehaouas at noos.fr>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
Gerrit-Comment-Date: Sat, 09 Jun 2018 16:14:17 +0000
Gerrit-HasComments: Yes
Gerrit-HasLabels: No
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180609/5955dfec/attachment.html>