[coreboot-gerrit] Change in coreboot[master]: soc/intel/cannonlake: Add emmc/sdc port id

[Lijian Zhao (Code Review)]

Lijian Zhao has uploaded this change for review. ( https://review.coreboot.org/23789


Change subject: soc/intel/cannonlake: Add emmc/sdc port id
......................................................................

soc/intel/cannonlake: Add emmc/sdc port id

EMMC and SD Controller port id listed here, the port id definition came
from Cannonlake BIOS Writer Guide 570374.

BUG=None
TEST=None

Change-Id: I901e90c47b08bb013fcfee5def610e320a7ac19a
Signed-off-by: Lijian Zhao <lijian.zhao at intel.com>
---
M src/soc/intel/cannonlake/include/soc/pcr_ids.h
1 file changed, 2 insertions(+), 0 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/89/23789/1

diff --git a/src/soc/intel/cannonlake/include/soc/pcr_ids.h b/src/soc/intel/cannonlake/include/soc/pcr_ids.h
index b77eab8..3f356b9 100644
--- a/src/soc/intel/cannonlake/include/soc/pcr_ids.h
+++ b/src/soc/intel/cannonlake/include/soc/pcr_ids.h
@@ -35,5 +35,7 @@
 #define PID_ITSS	0xc2
 #define PID_LPC		0xc7
 #define PID_SERIALIO	0xcb
+#define PID_EMMC	0x52
+#define PID_SDX		0x53
 
 #endif

-- 
To view, visit https://review.coreboot.org/23789
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I901e90c47b08bb013fcfee5def610e320a7ac19a
Gerrit-Change-Number: 23789
Gerrit-PatchSet: 1
Gerrit-Owner: Lijian Zhao <lijian.zhao at intel.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180216/dbaf2881/attachment.html>