[coreboot-gerrit] Change in coreboot[master]: mb/intel/saddlebrook: Enable LPC IO Decode Range

[PraveenX Hodagatta Pranesh (Code Review)]

PraveenX Hodagatta Pranesh has uploaded this change for review. ( https://review.coreboot.org/23620


Change subject: mb/intel/saddlebrook: Enable LPC IO Decode Range
......................................................................

mb/intel/saddlebrook: Enable LPC IO Decode Range

SaddleBrook is Skylake based Platform which is Embedded with SIO.
LPC IO Decode range need to be enabled to Enable UART over SIO.

TEST: Build and Boot on SaddleBrook.

Change-Id: I4fce91ac47efb3060ba641d8e06438ac4e50dd24
Signed-off-by: praveen hodagatta pranesh <praveenx.hodagatta.pranesh at intel.com>
---
M src/mainboard/intel/saddlebrook/Kconfig
1 file changed, 1 insertion(+), 0 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/20/23620/1

diff --git a/src/mainboard/intel/saddlebrook/Kconfig b/src/mainboard/intel/saddlebrook/Kconfig
index df04286..a49804c 100644
--- a/src/mainboard/intel/saddlebrook/Kconfig
+++ b/src/mainboard/intel/saddlebrook/Kconfig
@@ -32,6 +32,7 @@
 	select SUPERIO_NUVOTON_NCT6776_COM_A
 	select SADDLEBROOK_USES_FSP1_1
 	select HAVE_CMOS_DEFAULT
+	select SOC_IO_LPC_DECODE_ENABLE
 
 
 config SADDLEBROOK_USES_FSP1_1

-- 
To view, visit https://review.coreboot.org/23620
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I4fce91ac47efb3060ba641d8e06438ac4e50dd24
Gerrit-Change-Number: 23620
Gerrit-PatchSet: 1
Gerrit-Owner: PraveenX Hodagatta Pranesh <praveenx.hodagatta.pranesh at intel.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180206/2b558f9c/attachment.html>