[coreboot-gerrit] Change in ...coreboot[master]: Documentation/soc/intel/icelake: Fix indentation in numbered list

Jonathan Neuschäfer (Code Review) gerrit at coreboot.org
Tue Dec 11 15:18:54 CET 2018


Jonathan Neuschäfer has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/30156


Change subject: Documentation/soc/intel/icelake: Fix indentation in numbered list
......................................................................

Documentation/soc/intel/icelake: Fix indentation in numbered list

Without this patch, the numbers restart at 1 at several points in the
HTML output.

Change-Id: Ie3634775ed9f993b1181785c58d72834183336e1
Signed-off-by: Jonathan Neuschäfer <j.neuschaefer at gmx.net>
---
M Documentation/soc/intel/icelake/iceLake_coreboot_development.md
1 file changed, 12 insertions(+), 12 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/56/30156/1

diff --git a/Documentation/soc/intel/icelake/iceLake_coreboot_development.md b/Documentation/soc/intel/icelake/iceLake_coreboot_development.md
index 59b013d..6f194ca 100644
--- a/Documentation/soc/intel/icelake/iceLake_coreboot_development.md
+++ b/Documentation/soc/intel/icelake/iceLake_coreboot_development.md
@@ -33,27 +33,27 @@
 ## Create coreboot Image
 
 1. Clone latest coreboot code as below
-```bash
-$ git clone https://review.coreboot.org/coreboot.git
-```
+   ```bash
+   $ git clone https://review.coreboot.org/coreboot.git
+   ```
 
 2. Place blobs (ucode, me.bin and FSP packages) in appropriate locations
 
-Note:
-Consider the fact that ucode and ME kit for Ice Lake SoC will be available from Intel VIP site.
-After product launch, FSP binary will be available externally as any other program.
+   Note:
+   Consider the fact that ucode and ME kit for Ice Lake SoC will be available from Intel VIP site.
+   After product launch, FSP binary will be available externally as any other program.
 
 3. Create coreboot .config
 
 4. Build toolchain
-```bash
-CPUS=$(nproc--ignore=1)  make  crossgcc-i386  iasl
-```
+   ```bash
+   CPUS=$(nproc--ignore=1)  make  crossgcc-i386  iasl
+   ```
 
 5. Build image
-```bash
-$ make # the image is generated as build/coreboot.rom
-```
+   ```bash
+   $ make # the image is generated as build/coreboot.rom
+   ```
 
 ## Flashing coreboot
 

-- 
To view, visit https://review.coreboot.org/c/coreboot/+/30156
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ie3634775ed9f993b1181785c58d72834183336e1
Gerrit-Change-Number: 30156
Gerrit-PatchSet: 1
Gerrit-Owner: Jonathan Neuschäfer <j.neuschaefer at gmx.net>
Gerrit-MessageType: newchange
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20181211/90ff06fa/attachment.html>


More information about the coreboot-gerrit mailing list