[coreboot-gerrit] Change in ...coreboot[master]: drivers/i2c/designware: Add soc_clock entry for 216MHz

[Duncan Laurie (Code Review)]

Duncan Laurie has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/30068


Change subject: drivers/i2c/designware: Add soc_clock entry for 216MHz
......................................................................

drivers/i2c/designware: Add soc_clock entry for 216MHz

Add an entry to the soc_clock table for a 216MHz clock so that
the I2C controller clock is calculated correctly when the I2C
bus is used in coreboot.

This was tested by measuring the I2C clock speed on H1 I2C bus
on a sarien board in coreboot and ensuring it is ~400KHz.

Change-Id: I6c3cacdad318a5ce41bc41e3ac81385c2d4f396c
Signed-off-by: Duncan Laurie <dlaurie at google.com>
---
M src/drivers/i2c/designware/dw_i2c.c
1 file changed, 7 insertions(+), 0 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/68/30068/1

diff --git a/src/drivers/i2c/designware/dw_i2c.c b/src/drivers/i2c/designware/dw_i2c.c
index d190d86..46df7b1 100644
--- a/src/drivers/i2c/designware/dw_i2c.c
+++ b/src/drivers/i2c/designware/dw_i2c.c
@@ -217,6 +217,13 @@
 			.ns = 3000,
 		},
 	},
+	{
+		.clk_speed_mhz = 216,
+		.freq = {
+			.ticks = 1080,
+			.ns = 5000,
+		},
+	},
 };
 
 static const struct i2c_descriptor *get_bus_descriptor(enum i2c_speed speed)

-- 
To view, visit https://review.coreboot.org/c/coreboot/+/30068
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I6c3cacdad318a5ce41bc41e3ac81385c2d4f396c
Gerrit-Change-Number: 30068
Gerrit-PatchSet: 1
Gerrit-Owner: Duncan Laurie <dlaurie at chromium.org>
Gerrit-MessageType: newchange
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20181205/3ba6c159/attachment.html>