[coreboot-gerrit] Change in coreboot[master]: riscv: update the definition of intptr_t/uintptr_t

Xiang Wang (Code Review) gerrit at coreboot.org
Wed Aug 1 06:01:25 CEST 2018


Xiang Wang has uploaded a new patch set (#2). ( https://review.coreboot.org/27768 )

Change subject: riscv: update the definition of intptr_t/uintptr_t
......................................................................

riscv: update the definition of intptr_t/uintptr_t

This abi of RISC-V is defined by gcc : ilp32 ilp32d ilp32f lp64 lp64d
lp64f. Through this we know that the length of the long bit is equal to
point. So update this code. This's more flexible.

Change-Id: I16e1a2c12c6034df75dc360b65acb1b6affec49b
Signed-off-by: Xiang Wang <wxjstz at 126.com>
---
M src/arch/riscv/include/stdint.h
1 file changed, 2 insertions(+), 2 deletions(-)


  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/68/27768/2
-- 
To view, visit https://review.coreboot.org/27768
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I16e1a2c12c6034df75dc360b65acb1b6affec49b
Gerrit-Change-Number: 27768
Gerrit-PatchSet: 2
Gerrit-Owner: Xiang Wang <wxjstz at 126.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180801/3d09c1a5/attachment.html>


More information about the coreboot-gerrit mailing list