[coreboot-gerrit] Change in coreboot[master]: opencellular/supabrckv1: Add LPC TPM to devicetree
Philipp Deppenwiese (Code Review)
gerrit at coreboot.org
Wed Apr 18 02:40:54 CEST 2018
Philipp Deppenwiese has uploaded this change for review. ( https://review.coreboot.org/25705
Change subject: opencellular/supabrckv1: Add LPC TPM to devicetree
......................................................................
opencellular/supabrckv1: Add LPC TPM to devicetree
Change-Id: I2ec0fca97f4581a1da35d424ace0526017a8e651
Signed-off-by: Philipp Deppenwiese <zaolin at das-labor.org>
---
M src/mainboard/opencellular/rotundu/variants/supabrckv1/devicetree.cb
1 file changed, 5 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/05/25705/1
diff --git a/src/mainboard/opencellular/rotundu/variants/supabrckv1/devicetree.cb b/src/mainboard/opencellular/rotundu/variants/supabrckv1/devicetree.cb
index 25405e6..15bce45 100644
--- a/src/mainboard/opencellular/rotundu/variants/supabrckv1/devicetree.cb
+++ b/src/mainboard/opencellular/rotundu/variants/supabrckv1/devicetree.cb
@@ -75,7 +75,11 @@
device pci 1e.3 on end # 8086 0F0A - HSUART 1
device pci 1e.4 off end # 8086 0F0C - HSUART 2
device pci 1e.5 off end # 8086 0F0E - SPI
- device pci 1f.0 on end # 8086 0F1C - LPC bridge
+ device pci 1f.0 on
+ chip drivers/pc80/tpm
+ device pnp 0c31.0 on end
+ end
+ end # 8086 0F1C - LPC bridge
device pci 1f.3 on end # 8086 0F12 - SMBus 0
end
end
--
To view, visit https://review.coreboot.org/25705
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I2ec0fca97f4581a1da35d424ace0526017a8e651
Gerrit-Change-Number: 25705
Gerrit-PatchSet: 1
Gerrit-Owner: Philipp Deppenwiese <zaolin.daisuki at gmail.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20180418/30f5c0ad/attachment.html>
More information about the coreboot-gerrit
mailing list