[coreboot-gerrit] Change in coreboot[master]: amd/stoneyridge: Add northbridge definitions

[Marshall Dawson (Code Review)]

Marshall Dawson has uploaded this change for review. ( https://review.coreboot.org/21562


Change subject: amd/stoneyridge: Add northbridge definitions
......................................................................

amd/stoneyridge: Add northbridge definitions

Begin adding D18F1 definitions to northbridge.h.

Change-Id: I4fa2f9a4af8fbb3c2919ffb5dca34cbe333bc958
Signed-off-by: Marshall Dawson <marshalldawson3rd at gmail.com>
---
M src/soc/amd/stoneyridge/include/soc/northbridge.h
1 file changed, 5 insertions(+), 0 deletions(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/62/21562/1

diff --git a/src/soc/amd/stoneyridge/include/soc/northbridge.h b/src/soc/amd/stoneyridge/include/soc/northbridge.h
index 13d7d36..5984637 100644
--- a/src/soc/amd/stoneyridge/include/soc/northbridge.h
+++ b/src/soc/amd/stoneyridge/include/soc/northbridge.h
@@ -20,6 +20,11 @@
 #include <arch/io.h>
 #include <device/device.h>
 
+/* D18F1 - Address Map Registers */
+#define D18F1_DRAM_HOLE		0xf0
+# define DRAM_HOIST_VALID	(1 << 1)
+# define DRAM_HOLE_VALID	(1 << 0)
+
 void cpu_bus_scan(device_t dev);
 void domain_enable_resources(device_t dev);
 void domain_read_resources(device_t dev);

-- 
To view, visit https://review.coreboot.org/21562
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: I4fa2f9a4af8fbb3c2919ffb5dca34cbe333bc958
Gerrit-Change-Number: 21562
Gerrit-PatchSet: 1
Gerrit-Owner: Marshall Dawson <marshalldawson3rd at gmail.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20170916/4f9c5746/attachment-0001.html>