[coreboot-gerrit] Change in coreboot[master]: mb/asrock/g41c-gs: Add IO decode range for SIO HWMON

Arthur Heymans (Code Review) gerrit at coreboot.org
Sat Sep 9 14:33:28 CEST 2017


Hello build bot (Jenkins), 

I'd like you to reexamine a change. Please visit

    https://review.coreboot.org/21464

to look at the new patch set (#3).

Change subject: mb/asrock/g41c-gs: Add IO decode range for SIO HWMON
......................................................................

mb/asrock/g41c-gs: Add IO decode range for SIO HWMON

Change-Id: Ic02c3a6265f11c1571369bc04371d28b6f989736
Signed-off-by: Arthur Heymans <arthur at aheymans.xyz>
---
M src/mainboard/asrock/g41c-gs/romstage.c
1 file changed, 1 insertion(+), 0 deletions(-)


  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/64/21464/3
-- 
To view, visit https://review.coreboot.org/21464
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: Ic02c3a6265f11c1571369bc04371d28b6f989736
Gerrit-Change-Number: 21464
Gerrit-PatchSet: 3
Gerrit-Owner: Arthur Heymans <arthur at aheymans.xyz>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20170909/d41ca87e/attachment.html>


More information about the coreboot-gerrit mailing list