[coreboot-gerrit] Change in coreboot[master]: cpu/intel/slot_1: Enable postcar frame for EARLY_CBMEM_INIT boards

[Keith Hui (Code Review)]

Keith Hui has uploaded this change for review. ( https://review.coreboot.org/21348


Change subject: cpu/intel/slot_1: Enable postcar frame for EARLY_CBMEM_INIT boards
......................................................................

cpu/intel/slot_1: Enable postcar frame for EARLY_CBMEM_INIT boards

Move mainboards with EARLY_CBMEM_INIT support to cpu/intel/car/romstage.c
that implements postcar frames, part of the cbmem in romstage scheme.

Requires assembly support provided by https://review.coreboot.org/c/21329/.

Brought to you by https://review.coreboot.org/c/20977/.
Boot tested on asus/p2b-ls.

Change-Id: Iee0407408a3b5c2cd13fd2f4c28e9a9037e8ed12
Signed-off-by: Keith Hui <buurin at gmail.com>
---
M src/cpu/intel/slot_1/Makefile.inc
1 file changed, 2 insertions(+), 1 deletion(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/48/21348/1

diff --git a/src/cpu/intel/slot_1/Makefile.inc b/src/cpu/intel/slot_1/Makefile.inc
index ca7c154..f466da1 100644
--- a/src/cpu/intel/slot_1/Makefile.inc
+++ b/src/cpu/intel/slot_1/Makefile.inc
@@ -29,4 +29,5 @@
 subdirs-y += ../microcode
 
 cpu_incs-y += $(src)/cpu/intel/car/cache_as_ram.inc
-romstage-y += ../car/romstage_legacy.c
+romstage-$(CONFIG_LATE_CBMEM_INIT) += ../car/romstage_legacy.c
+romstage-$(CONFIG_EARLY_CBMEM_INIT) += ../car/romstage.c

-- 
To view, visit https://review.coreboot.org/21348
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: Iee0407408a3b5c2cd13fd2f4c28e9a9037e8ed12
Gerrit-Change-Number: 21348
Gerrit-PatchSet: 1
Gerrit-Owner: Keith Hui <buurin at gmail.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20170902/978e8fb5/attachment.html>