[coreboot-gerrit] Change in coreboot[master]: soc: Add Kconfig for each soc vendor

Chris Ching (Code Review) gerrit at coreboot.org
Fri Oct 20 19:41:19 CEST 2017


Chris Ching has uploaded this change for review. ( https://review.coreboot.org/22123


Change subject: soc: Add Kconfig for each soc vendor
......................................................................

soc: Add Kconfig for each soc vendor

Allows explicit ordering for vendors that share a common configuration
that must be sourced last.

Note: intel and amd soc chips now need to be added manually to the new
Kconfig file

BUG=b:62235314
TEST=make list-stable

Change-Id: Ida82ef184712e092aec1381a47aa1b54b74ed6b6
Signed-off-by: Chris Ching <chingcodes at google.com>
---
M src/Kconfig
A src/soc/amd/Kconfig
A src/soc/broadcom/Kconfig
A src/soc/dmp/Kconfig
A src/soc/imgtec/Kconfig
A src/soc/intel/Kconfig
A src/soc/lowrisc/Kconfig
A src/soc/marvell/Kconfig
A src/soc/mediatek/Kconfig
A src/soc/nvidia/Kconfig
A src/soc/qualcomm/Kconfig
A src/soc/rockchip/Kconfig
A src/soc/samsung/Kconfig
A src/soc/ucb/Kconfig
14 files changed, 43 insertions(+), 1 deletion(-)



  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/23/22123/1

diff --git a/src/Kconfig b/src/Kconfig
index 8608b46..ac8a5a4 100644
--- a/src/Kconfig
+++ b/src/Kconfig
@@ -333,7 +333,7 @@
 menu "Chipset"
 
 comment "SoC"
-source "src/soc/*/*/Kconfig"
+source "src/soc/*/Kconfig"
 comment "CPU"
 source "src/cpu/Kconfig"
 comment "Northbridge"
diff --git a/src/soc/amd/Kconfig b/src/soc/amd/Kconfig
new file mode 100644
index 0000000..dc4cebd
--- /dev/null
+++ b/src/soc/amd/Kconfig
@@ -0,0 +1,5 @@
+# Load all chiptests before common
+source "src/soc/amd/stoneyridge/Kconfig"
+
+# Load common defaults last
+source "src/soc/amd/common/Kconfig"
diff --git a/src/soc/broadcom/Kconfig b/src/soc/broadcom/Kconfig
new file mode 100644
index 0000000..18c46c1
--- /dev/null
+++ b/src/soc/broadcom/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/broadcom/*/Kconfig"
diff --git a/src/soc/dmp/Kconfig b/src/soc/dmp/Kconfig
new file mode 100644
index 0000000..46e5c6d
--- /dev/null
+++ b/src/soc/dmp/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/dmp/*/Kconfig"
diff --git a/src/soc/imgtec/Kconfig b/src/soc/imgtec/Kconfig
new file mode 100644
index 0000000..18c6ba1
--- /dev/null
+++ b/src/soc/imgtec/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/imgtec/*/Kconfig"
diff --git a/src/soc/intel/Kconfig b/src/soc/intel/Kconfig
new file mode 100644
index 0000000..72ad3e0
--- /dev/null
+++ b/src/soc/intel/Kconfig
@@ -0,0 +1,15 @@
+# Load all chipsets
+source "src/soc/intel/apollolake/Kconfig"
+source "src/soc/intel/baytrail/Kconfig"
+source "src/soc/intel/braswell/Kconfig"
+source "src/soc/intel/broadwell/Kconfig"
+source "src/soc/intel/cannonlake/Kconfig"
+source "src/soc/intel/denverton_ns/Kconfig"
+source "src/soc/intel/fsp_baytrail/Kconfig"
+source "src/soc/intel/fsp_broadwell_de/Kconfig"
+source "src/soc/intel/quark/Kconfig"
+source "src/soc/intel/sch/Kconfig"
+source "src/soc/intel/skylake/Kconfig"
+
+# Load common config
+source "src/soc/intel/common/Kconfig"
diff --git a/src/soc/lowrisc/Kconfig b/src/soc/lowrisc/Kconfig
new file mode 100644
index 0000000..a514135
--- /dev/null
+++ b/src/soc/lowrisc/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/lowrisc/*/Kconfig"
diff --git a/src/soc/marvell/Kconfig b/src/soc/marvell/Kconfig
new file mode 100644
index 0000000..e9f5478
--- /dev/null
+++ b/src/soc/marvell/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/marvell/*/Kconfig"
diff --git a/src/soc/mediatek/Kconfig b/src/soc/mediatek/Kconfig
new file mode 100644
index 0000000..d0d19c9
--- /dev/null
+++ b/src/soc/mediatek/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/mediatek/*/Kconfig"
diff --git a/src/soc/nvidia/Kconfig b/src/soc/nvidia/Kconfig
new file mode 100644
index 0000000..99436bf
--- /dev/null
+++ b/src/soc/nvidia/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/nvidia/*/Kconfig"
diff --git a/src/soc/qualcomm/Kconfig b/src/soc/qualcomm/Kconfig
new file mode 100644
index 0000000..44063ad
--- /dev/null
+++ b/src/soc/qualcomm/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/qualcomm/*/Kconfig"
diff --git a/src/soc/rockchip/Kconfig b/src/soc/rockchip/Kconfig
new file mode 100644
index 0000000..c2e91a7
--- /dev/null
+++ b/src/soc/rockchip/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/rockchip/*/Kconfig"
diff --git a/src/soc/samsung/Kconfig b/src/soc/samsung/Kconfig
new file mode 100644
index 0000000..ae803b4
--- /dev/null
+++ b/src/soc/samsung/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/samsung/*/Kconfig"
diff --git a/src/soc/ucb/Kconfig b/src/soc/ucb/Kconfig
new file mode 100644
index 0000000..e5221df
--- /dev/null
+++ b/src/soc/ucb/Kconfig
@@ -0,0 +1,2 @@
+# Load all chipsets
+source "src/soc/ucb/*/Kconfig"

-- 
To view, visit https://review.coreboot.org/22123
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newchange
Gerrit-Change-Id: Ida82ef184712e092aec1381a47aa1b54b74ed6b6
Gerrit-Change-Number: 22123
Gerrit-PatchSet: 1
Gerrit-Owner: Chris Ching <chingcodes at google.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20171020/bc040848/attachment.html>


More information about the coreboot-gerrit mailing list