[coreboot-gerrit] Change in coreboot[master]: [WIP]nb/intel/x4x/raminit: Implement read and write DQ DQS t...
Arthur Heymans (Code Review)
gerrit at coreboot.org
Wed May 24 23:38:30 CEST 2017
Hello build bot (Jenkins),
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/19879
to look at the new patch set (#3).
Change subject: [WIP]nb/intel/x4x/raminit: Implement read and write DQ DQS training
......................................................................
[WIP]nb/intel/x4x/raminit: Implement read and write DQ DQS training
This is not DDR3 specific.
Change-Id: I806840445b5e768d079910fb9870a2cee7b9f1ca
Signed-off-by: Arthur Heymans <arthur at aheymans.xyz>
---
M src/northbridge/intel/x4x/dq_dqs_dll.c
M src/northbridge/intel/x4x/raminit_ddr23.c
M src/northbridge/intel/x4x/x4x.h
3 files changed, 456 insertions(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/79/19879/3
--
To view, visit https://review.coreboot.org/19879
To unsubscribe, visit https://review.coreboot.org/settings
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I806840445b5e768d079910fb9870a2cee7b9f1ca
Gerrit-PatchSet: 3
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Arthur Heymans <arthur at aheymans.xyz>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
More information about the coreboot-gerrit
mailing list