[coreboot-gerrit] Change in coreboot[master]: soc: Add AMD StoneyRidge southbridge code

Marc Jones (Code Review) gerrit at coreboot.org
Wed May 17 00:19:46 CEST 2017


Hello build bot (Jenkins),

I'd like you to reexamine a change.  Please visit

    https://review.coreboot.org/19722

to look at the new patch set (#2).

Change subject: soc: Add AMD StoneyRidge southbridge code
......................................................................

soc: Add AMD StoneyRidge southbridge code

Copy the Hudson/Kern code from southbridge/amd/pi/hudson.

Changes:
- add soc/amd/stoneyridge and soc/amd/common
- remove all other Husdon versions
- update include paths, etc
- cleanup Kconfig and Makefile
- create chip.c to contain chip_ops

Change-Id: Ib88a868e654ad127be70ecc506f6b90b784f8d1b
Signed-off-by: Marc Jones <marcj303 at gmail.com>
---
A src/soc/amd/common/Kconfig
A src/soc/amd/common/Makefile.inc
A src/soc/amd/common/amd_defs.h
A src/soc/amd/common/amd_pci_util.c
A src/soc/amd/common/amd_pci_util.h
A src/soc/amd/stoneyridge/Kconfig
A src/soc/amd/stoneyridge/Makefile.inc
A src/soc/amd/stoneyridge/acpi/fch.asl
A src/soc/amd/stoneyridge/acpi/lpc.asl
A src/soc/amd/stoneyridge/acpi/pci_int.asl
A src/soc/amd/stoneyridge/acpi/pcie.asl
A src/soc/amd/stoneyridge/acpi/sleepstates.asl
A src/soc/amd/stoneyridge/acpi/smbus.asl
A src/soc/amd/stoneyridge/acpi/usb.asl
A src/soc/amd/stoneyridge/bootblock/bootblock.c
A src/soc/amd/stoneyridge/chip.c
A src/soc/amd/stoneyridge/chip.h
A src/soc/amd/stoneyridge/early_setup.c
A src/soc/amd/stoneyridge/enable_usbdebug.c
A src/soc/amd/stoneyridge/fadt.c
A src/soc/amd/stoneyridge/gpio.c
A src/soc/amd/stoneyridge/hda.c
A src/soc/amd/stoneyridge/hudson.c
A src/soc/amd/stoneyridge/ide.c
A src/soc/amd/stoneyridge/imc.c
A src/soc/amd/stoneyridge/include/amd_pci_int_defs.h
A src/soc/amd/stoneyridge/include/amd_pci_int_types.h
A src/soc/amd/stoneyridge/include/soc/gpio.h
A src/soc/amd/stoneyridge/include/soc/hudson.h
A src/soc/amd/stoneyridge/include/soc/imc.h
A src/soc/amd/stoneyridge/include/soc/pci_devs.h
A src/soc/amd/stoneyridge/include/soc/smbus.h
A src/soc/amd/stoneyridge/include/soc/smi.h
A src/soc/amd/stoneyridge/lpc.c
A src/soc/amd/stoneyridge/pci.c
A src/soc/amd/stoneyridge/pcie.c
A src/soc/amd/stoneyridge/reset.c
A src/soc/amd/stoneyridge/sata.c
A src/soc/amd/stoneyridge/sd.c
A src/soc/amd/stoneyridge/sm.c
A src/soc/amd/stoneyridge/smbus.c
A src/soc/amd/stoneyridge/smbus_spd.c
A src/soc/amd/stoneyridge/smi.c
A src/soc/amd/stoneyridge/smi_util.c
A src/soc/amd/stoneyridge/smihandler.c
A src/soc/amd/stoneyridge/uart.c
A src/soc/amd/stoneyridge/usb.c
M src/vendorcode/amd/pi/Makefile.inc
48 files changed, 5,003 insertions(+), 1 deletion(-)


  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/22/19722/2
-- 
To view, visit https://review.coreboot.org/19722
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-MessageType: newpatchset
Gerrit-Change-Id: Ib88a868e654ad127be70ecc506f6b90b784f8d1b
Gerrit-PatchSet: 2
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Marc Jones <marc at marcjonesconsulting.com>
Gerrit-Reviewer: Aaron Durbin <adurbin at chromium.org>
Gerrit-Reviewer: Marshall Dawson <marshalldawson3rd at gmail.com>
Gerrit-Reviewer: Martin Roth <martinroth at google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>



More information about the coreboot-gerrit mailing list