[coreboot-gerrit] Change in coreboot[master]: soc/intel/skylake: Use Intel PCIe common code

Aamir Bohra (Code Review) gerrit at coreboot.org
Fri May 12 04:36:20 CEST 2017


Aamir Bohra has posted comments on this change. ( https://review.coreboot.org/19666 )

Change subject: soc/intel/skylake: Use Intel PCIe common code
......................................................................


Patch Set 3:

(1 comment)

https://review.coreboot.org/#/c/19666/1/src/soc/intel/skylake/Kconfig
File src/soc/intel/skylake/Kconfig:

PS1, Line 58: 	select SOC_INTEL_COMMON_BLOCK_PCR
> order?
Done


-- 
To view, visit https://review.coreboot.org/19666
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-MessageType: comment
Gerrit-Change-Id: Ia9fa22c30fffb1907320667ac37f55db9f3cb7b3
Gerrit-PatchSet: 3
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Aamir Bohra <aamir.bohra at intel.com>
Gerrit-Reviewer: Aamir Bohra <aamir.bohra at intel.com>
Gerrit-Reviewer: Aaron Durbin <adurbin at chromium.org>
Gerrit-Reviewer: Barnali Sarkar <barnali.sarkar at intel.com>
Gerrit-Reviewer: Hannah Williams <hannah.williams at intel.com>
Gerrit-Reviewer: Rizwan Qureshi <rizwan.qureshi at intel.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik at intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
Gerrit-HasComments: Yes



More information about the coreboot-gerrit mailing list