[coreboot-gerrit] Change in coreboot[master]: mb/intel/d510mo: Configure clockgen

Arthur Heymans (Code Review) gerrit at coreboot.org
Fri May 5 21:13:22 CEST 2017


Arthur Heymans has uploaded a new change for review. ( https://review.coreboot.org/19595 )

Change subject: mb/intel/d510mo: Configure clockgen
......................................................................

mb/intel/d510mo: Configure clockgen

Configuring the clockgen like vendor bios fixes the issue where the
display wobbles from left to right on the analog VGA output.

Note: This seems to be common issue/requirement on Intel devices from
that generation (also happens on dg43gt).

TESTED on Intel D510MO.

Change-Id: I08449f0b8b90a1781e6dec91140bf219ea07aaf9
Signed-off-by: Arthur Heymans <arthur at aheymans.xyz>
---
M src/mainboard/intel/d510mo/romstage.c
1 file changed, 4 insertions(+), 0 deletions(-)


  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/95/19595/1

diff --git a/src/mainboard/intel/d510mo/romstage.c b/src/mainboard/intel/d510mo/romstage.c
index 3209d81..16e2b28 100644
--- a/src/mainboard/intel/d510mo/romstage.c
+++ b/src/mainboard/intel/d510mo/romstage.c
@@ -99,6 +99,8 @@
 void mainboard_romstage_entry(unsigned long bist)
 {
 	const u8 spd_addrmap[4] = { 0x50, 0x51, 0, 0 };
+	u8 clockgen_block[13] = {0x61, 0xd9, 0xfe, 0xff, 0xff, 0x00, 0x00,
+				 0x01, 0x03, 0x25, 0x83, 0x17, 0x0d};
 
 	if (bist == 0)
 		enable_lapic();
@@ -116,6 +118,8 @@
 	report_bist_failure(bist);
 	enable_smbus();
 
+	smbus_block_write(0x69, 0, 13, clockgen_block);
+
 	pineview_early_initialization();
 
 	post_code(0x30);

-- 
To view, visit https://review.coreboot.org/19595
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-MessageType: newchange
Gerrit-Change-Id: I08449f0b8b90a1781e6dec91140bf219ea07aaf9
Gerrit-PatchSet: 1
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Arthur Heymans <arthur at aheymans.xyz>



More information about the coreboot-gerrit mailing list