[coreboot-gerrit] Change in coreboot[master]: soc/intel/common/block: [WIP]Add Intel common FAST_SPI code

Barnali Sarkar (Code Review) gerrit at coreboot.org
Tue Mar 28 07:09:13 CEST 2017


Barnali Sarkar has posted comments on this change. ( https://review.coreboot.org/18557 )

Change subject: soc/intel/common/block: [WIP]Add Intel common FAST_SPI code
......................................................................


Patch Set 12:

(1 comment)

https://review.coreboot.org/#/c/18557/12/src/soc/intel/common/block/include/intelblocks/fast_spi.h
File src/soc/intel/common/block/include/intelblocks/fast_spi.h:

Line 87: #define SPIBAR_HSFSTS_W1C_BITS		(0xff)
> Okay, I think I got your point. 
Aaron,
I did like what I mentioned in the above comment.
But while doing so, came across many places where the MACROs of SPI MMIO register definitions are used throughout the code like, skylake/bootblock/cpu.c, skylake/flash_controller.c, skylake/pch.c, skylake/finalize.c, etc.
So, in that case I had to explicitly add fast_spi_def.h (as I mentioned in the above comment) from many places in the code.

SO, I think we should keep the current implementation as is with a single header file intelblocks/fast_spi.h having everything, and  include this header from wherever required (like that is done for systemagent).
What is your suggestion on this?


-- 
To view, visit https://review.coreboot.org/18557
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-MessageType: comment
Gerrit-Change-Id: I046e3b30c8efb172851dd17f49565c9ec4cb38cb
Gerrit-PatchSet: 12
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Barnali Sarkar <barnali.sarkar at intel.com>
Gerrit-Reviewer: Aamir Bohra <aamir.bohra at intel.com>
Gerrit-Reviewer: Aaron Durbin <adurbin at chromium.org>
Gerrit-Reviewer: Balaji Manigandan <balaji.manigandan at intel.com>
Gerrit-Reviewer: Barnali Sarkar <barnali.sarkar at intel.com>
Gerrit-Reviewer: Furquan Shaikh <furquan at google.com>
Gerrit-Reviewer: Hannah Williams <hannah.williams at intel.com>
Gerrit-Reviewer: Paul Menzel <paulepanter at users.sourceforge.net>
Gerrit-Reviewer: Pratikkumar Prajapati <pratikkumar.v.prajapati at intel.corp-partner.google.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik at intel.com>
Gerrit-Reviewer: build bot (Jenkins)
Gerrit-HasComments: Yes



More information about the coreboot-gerrit mailing list