[coreboot-gerrit] New patch to review for coreboot: mainboard/google/snappy: Configure SDCARD card detect pin

Venkateswarlu V Vinjamuri (venkateswarlu.v.vinjamuri@intel.com) gerrit at coreboot.org
Wed Mar 8 00:16:12 CET 2017


Venkateswarlu V Vinjamuri (venkateswarlu.v.vinjamuri at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/18638

-gerrit

commit 78e56816bbe4153fd5ff35b0a74c4d9d87e094f2
Author: Venkateswarlu Vinjamuri <venkateswarlu.v.vinjamuri at intel.com>
Date:   Tue Mar 7 15:13:51 2017 -0800

    mainboard/google/snappy: Configure SDCARD card detect pin
    
    Assign the sdcard card detect pin in devicetree.
    
    CQ-DEPEND=448173
    BUG=chrome-os-partner:63070
    TEST=None
    
    Change-Id: Iede27456b8c97952421926ccbe08acb6e76adc58
    Signed-off-by: Venkateswarlu Vinjamuri <venkateswarlu.v.vinjamuri at intel.com>
---
 src/mainboard/google/reef/variants/snappy/devicetree.cb | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/src/mainboard/google/reef/variants/snappy/devicetree.cb b/src/mainboard/google/reef/variants/snappy/devicetree.cb
index 6d1c9ef..0673e65 100644
--- a/src/mainboard/google/reef/variants/snappy/devicetree.cb
+++ b/src/mainboard/google/reef/variants/snappy/devicetree.cb
@@ -17,6 +17,9 @@ chip soc/intel/apollolake
 	# If the Board does not have PERST_0, assign GPIO_PRT0_UDEF
 	register "prt0_gpio" = "GPIO_122"
 
+	# GPIO for SD card detect
+	register "sdcard_cd_gpio" = "GPIO_177"
+
 	# EMMC TX DATA Delay 1
 	# Refer to EDS-Vol2-22.3.
 	# [14:8] steps of delay for HS400, each 125ps.



More information about the coreboot-gerrit mailing list