[coreboot-gerrit] Patch set updated for coreboot: superiotool: add SMSC KBC1126

Iru Cai (mytbk920423@gmail.com) gerrit at coreboot.org
Sun Feb 26 09:03:28 CET 2017


Iru Cai (mytbk920423 at gmail.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/18480

-gerrit

commit ecbad3ee274e81893a0687be8854489a60f9b7aa
Author: Iru Cai <mytbk920423 at gmail.com>
Date:   Fri Feb 24 15:35:55 2017 +0800

    superiotool: add SMSC KBC1126
    
    Device ID is read from HP Elitebook 2760p.
    
    LDNs are from superio/smsc/kbc1100/kbc1100.h, and the register indices
    come from the existing code in smsc.c. Keyboard and EC registers can
    be seen from superio/sms/kbc1100/early_init.c. COM1 registers can be
    seen from the DSDT dump of HP Elitebook 2760p running OEM firmware.
    
    Change-Id: Id172ae42411a6d42a4ae7c7f30f96aeda3e6c384
    Signed-off-by: Iru Cai <mytbk920423 at gmail.com>
---
 util/superiotool/smsc.c | 27 +++++++++++++++++++++++++++
 1 file changed, 27 insertions(+)

diff --git a/util/superiotool/smsc.c b/util/superiotool/smsc.c
index 15ba131..4a06ede 100644
--- a/util/superiotool/smsc.c
+++ b/util/superiotool/smsc.c
@@ -68,6 +68,33 @@ static const struct superio_registers reg_table[] = {
 	{0x03, "FDC37C93xFR", {
 		/* FIXME: There's another 0x03 but found on port 0x0d/0x0e! */
 		{EOT}}},
+    {0x07, "KBC1126", {
+		{NOLDN, NULL,
+			{0x02,0x03,0x07,0x17,0x20,0x21,0x22,0x23,0x24,0x25,
+			 0x26,0x27,0x28,0x29,0x2a,0x2b,0x2c,0x2d,0x2e,0x2f,
+			 EOT},
+			{0x00,RSVD,0x00,RSVD,0x07,0x00,0x00,0x00,0x04,0x04,
+			 MISC,MISC,MISC,MISC,MISC,MISC,MISC,MISC,MISC,MISC,
+			 EOT}},
+		{0x1, "Power management (PM1)",
+			{0x30,0x60,0x61,EOT},
+			{0x00,0x00,0x00,EOT}},
+		{0x4, "COM1",
+			{0x30,0x60,0x61,0x70,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,0x00,EOT}},
+		{0x7, "Keyboard",
+			{0x30,0x60,0x61,0x70,0x72,0xf0,EOT},
+			{0x00,0x00,0x00,0x00,0x00,0x00,EOT}},
+		{0x8, "Embedded controller (EC)",
+			{0x30,0x60,0x61,EOT},
+			{0x00,0x00,0x62,EOT}},
+		{0x9, "Mailbox",
+			{0x30,0x60,0x61,EOT},
+			{0x00,0x00,0x00,EOT}},
+		{0xa, "LPC/8051 addressable GPIO (LGPIO)",
+			{0x30,0x60,0x61,EOT},
+			{0x00,0x00,0x00,EOT}},
+        {EOT}}},
 	{0x0a, "FDC37N971", {
 		{NOLDN, NULL,
 			{0x02,0x20,0x21,0x22,0x23,0x24,0x25,0x26,0x27,0x28,



More information about the coreboot-gerrit mailing list