[coreboot-gerrit] New patch to review for coreboot: mainboard/google/poppy: Generate digitizer node in SSDT

Furquan Shaikh (furquan@google.com) gerrit at coreboot.org
Wed Feb 15 18:55:05 CET 2017


Furquan Shaikh (furquan at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/18373

-gerrit

commit ba70657715df7a707e37937a71b6dbefa976b796
Author: Furquan Shaikh <furquan at chromium.org>
Date:   Wed Feb 15 09:53:50 2017 -0800

    mainboard/google/poppy: Generate digitizer node in SSDT
    
    Add support for generating digitizer node in SSDT using wacom i2c
    driver.
    
    BUG=None
    BRANCH=None
    TEST=Verified that the node shows up in SSDT.
    
    Change-Id: If7e1e2463778c2ff7263eff995def149457edcde
    Signed-off-by: Furquan Shaikh <furquan at chromium.org>
---
 src/mainboard/google/poppy/Kconfig       |  3 +++
 src/mainboard/google/poppy/devicetree.cb | 13 ++++++++++++-
 2 files changed, 15 insertions(+), 1 deletion(-)

diff --git a/src/mainboard/google/poppy/Kconfig b/src/mainboard/google/poppy/Kconfig
index db0ebb1..52e3f01 100644
--- a/src/mainboard/google/poppy/Kconfig
+++ b/src/mainboard/google/poppy/Kconfig
@@ -21,6 +21,9 @@ config CHROMEOS
 config DRIVERS_I2C_GENERIC
 	def_bool y
 
+config DRIVERS_I2C_WACOM
+	def_bool y
+
 config GBB_HWID
 	string
 	depends on CHROMEOS
diff --git a/src/mainboard/google/poppy/devicetree.cb b/src/mainboard/google/poppy/devicetree.cb
index a9e0cef..72bb0b1 100644
--- a/src/mainboard/google/poppy/devicetree.cb
+++ b/src/mainboard/google/poppy/devicetree.cb
@@ -208,7 +208,18 @@ chip soc/intel/skylake
 		end # I2C #0
 		device pci 15.1 on  end # I2C #1
 		device pci 15.2 on  end # I2C #2
-		device pci 15.3 on  end # I2C #3
+		device pci 15.3 on
+			chip drivers/i2c/wacom
+				register "generic" = "{
+					.hid = WCOM50C1_HID,
+					.cid = PNP0C50_CID,
+					.desc = WCOM_DT_DESC,
+					.irq = IRQ_LEVEL_LOW(GPP_D1_IRQ),
+				}"
+				register "hid_desc_reg_offset" = "0x1"
+				device i2c 0x9 on end
+			end
+		end # I2C #3
 		device pci 16.0 on  end # Management Engine Interface 1
 		device pci 16.1 off end # Management Engine Interface 2
 		device pci 16.2 off end # Management Engine IDE-R



More information about the coreboot-gerrit mailing list