[coreboot-gerrit] Change in coreboot[master]: soc/intel/cannonlake: Usable dram top calculation based on HW registe...

Subrata Banik (Code Review) gerrit at coreboot.org
Mon Aug 28 15:40:56 CEST 2017


Hello dhaval v sharma, Balaji Manigandan, build bot (Jenkins), Lijian Zhao, 

I'd like you to reexamine a change. Please visit

    https://review.coreboot.org/21235

to look at the new patch set (#6).

Change subject: soc/intel/cannonlake: Usable dram top calculation based on HW registers [WIP]
......................................................................

soc/intel/cannonlake: Usable dram top calculation based on HW registers [WIP]

This patch ensures that entire system memory calculation is done
based on host bridge registers.

BRANCH=none
BUG=b:63974384
TEST=Build and boot cannonlake RVP successfully with below configurations
1. Booting to OS with no UPD change
2. Enable ProbelessTrace UPD and boot to OS.
3. Enable PRMRR with size 1MB and boot to OS.
4. Enable PRMRR with size 32MB and boot to OS.
5. Enable PRMRR with size 2MB and unable to boot to OS due to
unsupported PRMRR size.
6. Enable C6 DRAM with PRMRR size 0MB and boot to OS.

Change-Id: I0a430a24f52cdf6e2517a49910b77ab08a199ca2
Signed-off-by: Subrata Banik <subrata.banik at intel.com>
---
M src/soc/intel/cannonlake/chip.h
M src/soc/intel/cannonlake/include/soc/iomap.h
M src/soc/intel/cannonlake/include/soc/systemagent.h
M src/soc/intel/cannonlake/memmap.c
M src/soc/intel/cannonlake/romstage/romstage.c
5 files changed, 142 insertions(+), 6 deletions(-)


  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/35/21235/6
-- 
To view, visit https://review.coreboot.org/21235
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: newpatchset
Gerrit-Change-Id: I0a430a24f52cdf6e2517a49910b77ab08a199ca2
Gerrit-Change-Number: 21235
Gerrit-PatchSet: 6
Gerrit-Owner: Subrata Banik <subrata.banik at intel.com>
Gerrit-Reviewer: Balaji Manigandan <balaji.manigandan at intel.com>
Gerrit-Reviewer: Lijian Zhao <lijian.zhao at intel.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik at intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply at coreboot.org>
Gerrit-Reviewer: dhaval v sharma <dhaval.v.sharma at intel.com>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://mail.coreboot.org/pipermail/coreboot-gerrit/attachments/20170828/b61d3cfd/attachment.html>


More information about the coreboot-gerrit mailing list