[coreboot-gerrit] Change in coreboot[master]: rockchip: scarlet: enable mipi display

[Anonymous Coward (Code Review)]

nickey.yang at rock-chips.com has uploaded a new change for review. ( https://review.coreboot.org/19476 )

Change subject: rockchip: scarlet: enable mipi display
......................................................................

rockchip: scarlet: enable mipi display

Change-Id: Id5f81867ea50f72cc0bc13074627134e0dc198ba
Signed-off-by: Nickey Yang <nickey.yang at rock-chips.com>
---
M src/mainboard/google/gru/devicetree.scarlet.cb
1 file changed, 11 insertions(+), 1 deletion(-)


  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/76/19476/1

diff --git a/src/mainboard/google/gru/devicetree.scarlet.cb b/src/mainboard/google/gru/devicetree.scarlet.cb
index 2c31654..e5a9b31 100644
--- a/src/mainboard/google/gru/devicetree.scarlet.cb
+++ b/src/mainboard/google/gru/devicetree.scarlet.cb
@@ -15,6 +15,16 @@
 
 chip soc/rockchip/rk3399
 	device cpu_cluster 0 on end
-	register "vop_mode" = "VOP_MODE_NONE"
+	register "vop_mode" = "VOP_MODE_MIPI"
 	register "framebuffer_bits_per_pixel" = "32"
+	register "panel_pixel_clock" = "56900"
+	register "panel_refresh" = "60"
+	register "panel_ha" = "768"
+	register "panel_hbl" = "120"
+	register "panel_hso" = "40"
+	register "panel_hspw" = "40"
+	register "panel_va" = "1024"
+	register "panel_vbl" = "44"
+	register "panel_vso" = "20"
+	register "panel_vspw" = "4"
 end

-- 
To view, visit https://review.coreboot.org/19476
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-MessageType: newchange
Gerrit-Change-Id: Id5f81867ea50f72cc0bc13074627134e0dc198ba
Gerrit-PatchSet: 1
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: nickey.yang at rock-chips.com