[coreboot-gerrit] Change in coreboot[master]: soc/intel/skylake: Set xtal bypass
Naresh Solanki (Code Review)
gerrit at coreboot.org
Wed Apr 26 10:27:25 CEST 2017
Naresh Solanki has posted comments on this change. ( https://review.coreboot.org/19442 )
Change subject: soc/intel/skylake: Set xtal bypass
......................................................................
Patch Set 2:
(5 comments)
https://review.coreboot.org/#/c/19442/2/src/soc/intel/skylake/chip.h
File src/soc/intel/skylake/chip.h:
Line 472: /* Enable xtal bypass for low power idle */
> This is disabling the gating for s0ix. If so, please indicate it as such. A
xtal bypass bit has its significance w.r.t. low power idle.
Yes it can be linked to single config s0ix_enable. Even I feel its better way.
We do not have FSP UPD to do the same hence setting it in finalize.c
https://review.coreboot.org/#/c/19442/2/src/soc/intel/skylake/finalize.c
File src/soc/intel/skylake/finalize.c:
PS2, Line 91: volatile void *pwr_base;
> There is no reason to decorate this variable with volatile.
Right. Will use pmcbase.
PS2, Line 150: config->xtal_bypass
> also can't relate xtal programming with s0ix_enable itself? do xtal bypass
xtal bypass is related to low power idle i.e., s0ix (SLP_S0_L assertions)
PS2, Line 151: pwr_base
> PWRMBASE is the define for 0x48.
Agree. Will fix that.
PS2, Line 152:
> one space extra
Oh yes. Will fix it.
--
To view, visit https://review.coreboot.org/19442
To unsubscribe, visit https://review.coreboot.org/settings
Gerrit-MessageType: comment
Gerrit-Change-Id: Ide2d01536f652cd1b0ac32eede89ec410c5101cf
Gerrit-PatchSet: 2
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Naresh Solanki <naresh.solanki at intel.com>
Gerrit-Reviewer: Aaron Durbin <adurbin at chromium.org>
Gerrit-Reviewer: Balaji Manigandan <balaji.manigandan at intel.com>
Gerrit-Reviewer: Furquan Shaikh <furquan at google.com>
Gerrit-Reviewer: Naresh Solanki <naresh.solanki at intel.com>
Gerrit-Reviewer: Paul Menzel <paulepanter at users.sourceforge.net>
Gerrit-Reviewer: Rajat Jain <rajatja at google.com>
Gerrit-Reviewer: Rizwan Qureshi <rizwan.qureshi at intel.com>
Gerrit-Reviewer: Roy Park <roy.mingi.park at intel.corp-partner.google.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik at intel.com>
Gerrit-Reviewer: build bot (Jenkins)
Gerrit-HasComments: Yes
More information about the coreboot-gerrit
mailing list