[coreboot-gerrit] Change in coreboot[master]: mainboard/google/reef: Configure CA ODT for LPDDR4

[Ravishankar Sarawadi (Code Review)]

Ravishankar Sarawadi has uploaded a new change for review. ( https://review.coreboot.org/19449 )

Change subject: mainboard/google/reef: Configure CA ODT for LPDDR4
......................................................................

mainboard/google/reef: Configure CA ODT for LPDDR4

For reef boards both, ODT_A and ODT_B, are set to HIGH.
So configure CA ODT settings to match board hardware strappings.

BUG=chrome-os-partner:37490798
BRANCH=None
TEST=BAT test, warm, reboot, S3 cycle test

Change-Id: I9ffeae6e8a20a61b852c1f7d2a67676aee704e3c
Signed-off-by: Ravi Sarawadi <ravishankar.sarawadi at intel.com>
---
M src/mainboard/google/reef/variants/baseboard/memory.c
M src/mainboard/google/reef/variants/pyro/memory.c
2 files changed, 2 insertions(+), 0 deletions(-)


  git pull ssh://review.coreboot.org:29418/coreboot refs/changes/49/19449/1

diff --git a/src/mainboard/google/reef/variants/baseboard/memory.c b/src/mainboard/google/reef/variants/baseboard/memory.c
index 50e93c7..be13760 100644
--- a/src/mainboard/google/reef/variants/baseboard/memory.c
+++ b/src/mainboard/google/reef/variants/baseboard/memory.c
@@ -135,6 +135,7 @@
 	.skus = skus,
 	.num_skus = ARRAY_SIZE(skus),
 	.swizzle_config = &baseboard_lpddr4_swizzle,
+	.ca_odt_config = (LP4_CAODT_A_B_HIGH_HIGH << CAODT_A_B_BIT_MASK),
 };
 
 const struct lpddr4_cfg * __attribute__((weak)) variant_lpddr4_config(void)
diff --git a/src/mainboard/google/reef/variants/pyro/memory.c b/src/mainboard/google/reef/variants/pyro/memory.c
index 71ee060..8223bd0 100644
--- a/src/mainboard/google/reef/variants/pyro/memory.c
+++ b/src/mainboard/google/reef/variants/pyro/memory.c
@@ -106,6 +106,7 @@
 	.skus = skus,
 	.num_skus = ARRAY_SIZE(skus),
 	.swizzle_config = &baseboard_lpddr4_swizzle,
+	.ca_odt_config = (LP4_CAODT_A_B_HIGH_HIGH << CAODT_A_B_BIT_MASK),
 };
 
 const struct lpddr4_cfg *variant_lpddr4_config(void)

-- 
To view, visit https://review.coreboot.org/19449
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-MessageType: newchange
Gerrit-Change-Id: I9ffeae6e8a20a61b852c1f7d2a67676aee704e3c
Gerrit-PatchSet: 1
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Ravishankar Sarawadi <ravishankar.sarawadi at intel.com>