[coreboot-gerrit] Change in coreboot[master]: google/kahlee: Start Kahlee mainboard

[Marc Jones (Code Review)]

Marc Jones has posted comments on this change. ( https://review.coreboot.org/19161 )

Change subject: google/kahlee: Start Kahlee mainboard
......................................................................


Patch Set 4:

(1 comment)

https://review.coreboot.org/#/c/19161/1/src/mainboard/google/kahlee/BiosCallOuts.c
File src/mainboard/google/kahlee/BiosCallOuts.c:

PS1, Line 135: const PSO_ENTRY DDR4PlatformMemoryConfiguration[] = {
             : 	DRAM_TECHNOLOGY(ANY_SOCKET, DDR4_TECHNOLOGY),
             : 	NUMBER_OF_DIMMS_SUPPORTED (ANY_SOCKET, ANY_CHANNEL, 2),
             : 	NUMBER_OF_CHANNELS_SUPPORTED (ANY_SOCKET, 2),
             : 	MOTHER_BOARD_LAYERS (LAYERS_6),
             : 	MEMCLK_DIS_MAP (ANY_SOCKET, ANY_CHANNEL, 0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00),
             : 	CKE_TRI_MAP (ANY_SOCKET, ANY_CHANNEL, 0xff, 0xff, 0xff, 0xff),
             : 	ODT_TRI_MAP (ANY_SOCKET, ANY_CHANNEL, 0xff, 0xff, 0xff, 0xff),
             : 	CS_TRI_MAP (ANY_SOCKET, ANY_CHANNEL, 0xff, 0xff, 0xff, 0xff, 0x00, 0x00, 0x00, 0x00),
             : 	PSO_END
             : };
> yeah, I saw that. I may just do it on the next rev.
Done


-- 
To view, visit https://review.coreboot.org/19161
To unsubscribe, visit https://review.coreboot.org/settings

Gerrit-MessageType: comment
Gerrit-Change-Id: Idcfe100a5e303ccf89f973d9740075bd40ff3f18
Gerrit-PatchSet: 4
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Owner: Marc Jones <marc at marcjonesconsulting.com>
Gerrit-Reviewer: Aaron Durbin <adurbin at chromium.org>
Gerrit-Reviewer: Marc Jones <marc at marcjonesconsulting.com>
Gerrit-Reviewer: Marshall Dawson <marshalldawson3rd at gmail.com>
Gerrit-Reviewer: Martin Roth <martinroth at google.com>
Gerrit-Reviewer: Paul Menzel <paulepanter at users.sourceforge.net>
Gerrit-Reviewer: build bot (Jenkins)
Gerrit-HasComments: Yes