[coreboot-gerrit] Patch set updated for coreboot: mainboard/asus/dsbf/romstage.c: Use tabs for indents

HAOUAS Elyes (ehaouas@noos.fr) gerrit at coreboot.org
Tue Sep 27 21:03:05 CEST 2016


HAOUAS Elyes (ehaouas at noos.fr) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/16773

-gerrit

commit f327c4b8f67f73af2515e375ad9900475fb835e5
Author: Elyes HAOUAS <ehaouas at noos.fr>
Date:   Tue Sep 27 20:59:00 2016 +0200

    mainboard/asus/dsbf/romstage.c: Use tabs for indents
    
    Change-Id: I74d4ef76b8166c8567b1b855c6bc963b4312df77
    Signed-off-by: Elyes HAOUAS <ehaouas at noos.fr>
---
 src/mainboard/asus/dsbf/romstage.c | 26 +++++++++++++-------------
 1 file changed, 13 insertions(+), 13 deletions(-)

diff --git a/src/mainboard/asus/dsbf/romstage.c b/src/mainboard/asus/dsbf/romstage.c
index 45ca046..273b6d2 100644
--- a/src/mainboard/asus/dsbf/romstage.c
+++ b/src/mainboard/asus/dsbf/romstage.c
@@ -75,13 +75,13 @@ static void setup_gpio(void)
 	pci_write_config32(PCI_DEV(0, 31, 0), 0x48, DEFAULT_GPIOBASE | 1);
 	pci_write_config8(PCI_DEV(0, 31, 0), 0x4c, (1 << 4));
 
-        outl(0x1b0ce7c0, DEFAULT_GPIOBASE + 0x00); /* GPIO_USE_SEL */
-        outl(0xec00ffff, DEFAULT_GPIOBASE + 0x04); /* GP_IO_SEL */
-        outl(0xff350000, DEFAULT_GPIOBASE + 0x0c); /* GP_LVL */
-        outl(0x0000e742, DEFAULT_GPIOBASE + 0x2c); /* GPI_INV */
-        outl(0x00000006, DEFAULT_GPIOBASE + 0x30); /* GPIO_USE_SEL2 */
-        outl(0x00000300, DEFAULT_GPIOBASE + 0x34); /* GP_IO_SEL2 */
-        outl(0x00030301, DEFAULT_GPIOBASE + 0x38); /* GPIO_LVL2 */
+	outl(0x1b0ce7c0, DEFAULT_GPIOBASE + 0x00); /* GPIO_USE_SEL */
+	outl(0xec00ffff, DEFAULT_GPIOBASE + 0x04); /* GP_IO_SEL */
+	outl(0xff350000, DEFAULT_GPIOBASE + 0x0c); /* GP_LVL */
+	outl(0x0000e742, DEFAULT_GPIOBASE + 0x2c); /* GPI_INV */
+	outl(0x00000006, DEFAULT_GPIOBASE + 0x30); /* GPIO_USE_SEL2 */
+	outl(0x00000300, DEFAULT_GPIOBASE + 0x34); /* GP_IO_SEL2 */
+	outl(0x00030301, DEFAULT_GPIOBASE + 0x38); /* GPIO_LVL2 */
 
 }
 
@@ -126,12 +126,12 @@ void mainboard_romstage_entry(unsigned long bist)
 
 	enable_smbus();
 
-        smbus_write_byte(0x6f, 0x00, 0x63);
-        smbus_write_byte(0x6f, 0x01, 0x04);
-        smbus_write_byte(0x6f, 0x02, 0x53);
-        smbus_write_byte(0x6f, 0x03, 0x39);
-        smbus_write_byte(0x6f, 0x08, 0x06);
-        smbus_write_byte(0x6f, 0x09, 0x00);
+	smbus_write_byte(0x6f, 0x00, 0x63);
+	smbus_write_byte(0x6f, 0x01, 0x04);
+	smbus_write_byte(0x6f, 0x02, 0x53);
+	smbus_write_byte(0x6f, 0x03, 0x39);
+	smbus_write_byte(0x6f, 0x08, 0x06);
+	smbus_write_byte(0x6f, 0x09, 0x00);
 
 	pci_write_config32(PCI_DEV(0, 0x1f, 0), 0xf0, (uintptr_t)DEFAULT_RCBA | 1);
 	i5000_fbdimm_init();



More information about the coreboot-gerrit mailing list