[coreboot-gerrit] New patch to review for coreboot: soc/broadwell/igd.c: set max CD clock to 450MHz

Matt DeVillier (matt.devillier@gmail.com) gerrit at coreboot.org
Thu Nov 17 07:01:41 CET 2016


Matt DeVillier (matt.devillier at gmail.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/17456

-gerrit

commit 8aa74edcf754abbd1ad2077bafe9cbcc789a4a71
Author: Matt DeVillier <matt.devillier at gmail.com>
Date:   Wed Nov 16 23:37:43 2016 -0600

    soc/broadwell/igd.c: set max CD clock to 450MHz
    
    set the max CD clock frequency to 450MHz for ULT SoCs, as
    higher values result in HDMI audio speedup, failure to pass
    HD audio bitstreams, and other related issues under Windows.
    
    Change-Id: Ibf253f7ab3ba340b4ab6fd97225155ffb112d74d
    Signed-off-by: Matt DeVillier <matt.devillier at gmail.com>
---
 src/soc/intel/broadwell/igd.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/src/soc/intel/broadwell/igd.c b/src/soc/intel/broadwell/igd.c
index ccb1e93..cb0ed11 100644
--- a/src/soc/intel/broadwell/igd.c
+++ b/src/soc/intel/broadwell/igd.c
@@ -421,9 +421,9 @@ static void igd_cdclk_init_broadwell(struct device *dev)
 			cdclk = GT_CDCLK_675;
 	}
 
-	/* CD clock frequency 675MHz not supported on ULT */
-	if (cpu_is_ult() && cdclk == GT_CDCLK_675)
-		cdclk = GT_CDCLK_540;
+	/* CD clock frequency 540/675MHz not supported on ULT */
+	if (cpu_is_ult() && cdclk > GT_CDCLK_450)
+		cdclk = GT_CDCLK_450;
 
 	/* Set variables based on CD Clock setting */
 	switch (cdclk) {



More information about the coreboot-gerrit mailing list