[coreboot-gerrit] Patch set updated for coreboot: util/superiotool/fintek.c: Add support for F71889A
Marty Plummer (ntzrmtthihu777@gmail.com)
gerrit at coreboot.org
Wed Nov 16 22:47:56 CET 2016
Marty Plummer (ntzrmtthihu777 at gmail.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/17442
-gerrit
commit f60ae9a6e746efb0513278236f430387b0207a76
Author: Marty Plummer <ntzrmtthihu777 at gmail.com>
Date: Wed Nov 16 13:37:28 2016 -0600
util/superiotool/fintek.c: Add support for F71889A
Datasheet: F71889A rev V0.21P
Basic implementation, did the best I could in deciphering the datasheet.
Portions I could not understand as of this moment are marked NANA.
Change-Id: Ifc5035ebe2c1c66213069567da757886923e5596
Signed-off-by: Marty Plummer <ntzrmtthihu777 at gmail.com>
---
util/superiotool/fintek.c | 53 +++++++++++++++++++++++++++++++++++++++++++++++
1 file changed, 53 insertions(+)
diff --git a/util/superiotool/fintek.c b/util/superiotool/fintek.c
index 5a30652..138f193 100644
--- a/util/superiotool/fintek.c
+++ b/util/superiotool/fintek.c
@@ -423,6 +423,59 @@ static const struct superio_registers reg_table[] = {
{0x30,0x60,0x61,0x70,0xf0,0xf2,0xf4,0xf5,EOT},
{NANA,0x00,0x00,NANA,NANA,NANA,0x00,0x00,EOT}},
{EOT}}},
+ {0x0510, "F71889A", {
+ {NOLDN, NULL,
+ {0x02, 0x07, 0x20, 0x21, 0x23, 0x24, 0x25, 0x26, 0x27,
+ 0x28, 0x29, 0x2a, 0x2b, 0x2c, 0x2d, EOT},
+ {NANA, 0x00, 0x10, 0x05, 0x19, 0x34, NANA, NANA, NANA,
+ NANA, 0x00, 0xf0, 0x30, 0x00, 0x08, EOT} },
+ {0x01, "UART1",
+ {0x30, 0x60, 0x61, 0x70, 0xf0, EOT},
+ {0x01, 0x03, 0xf8, NANA, NANA, EOT} },
+ {0x02, "UART2",
+ {0x30, 0x60, 0x61, 0x70, 0xf0, 0xf1, EOT},
+ {0x01, 0x02, 0xf8, NANA, NANA, NANA, EOT} },
+ {0x03, "LPT",
+ {0x30, 0x60, 0x61, 0x70, 0x74, 0xf0, EOT},
+ {0x01, 0x03, 0x78, NANA, NANA, NANA, EOT} },
+ {0x04, "HWMON",
+ {0x30, 0x60, 0x61, 0x70, EOT},
+ {0x01, 0x02, 0x95, NANA, EOT} },
+ {0x05, "KBC",
+ {0x30, 0x60, 0x61, 0x70, 0x72, 0xfe, 0xff, EOT},
+ {0x01, 0x00, 0x60, 0x01, 0x0c, NANA, 0x29, EOT} },
+ {0x06, "GPIO",
+ {0xf0, 0xf1, 0xf2, 0xf3, 0xfe, 0xff, 0xe0, 0xe1, 0xe2,
+ 0xe3, 0xd0, 0xd1, 0xd2, 0xd3, 0xc0, 0xc1, 0xc2, 0xc3,
+ 0xb0, 0xb1, 0xb2, 0xa0, 0xa1, 0xa2, 0xa4, 0xa5, 0xa6,
+ 0xab, 0xac, 0xad, 0xae, 0xaf, 0x90, 0x91, 0x92, 0x93,
+ 0x80, 0x81, 0x82, 0x83, EOT},
+ {NANA, NANA, NANA, NANA, NANA, 0x00, 0x00, NANA, NANA,
+ NANA, NANA, NANA, NANA, NANA, 0x00, 0xff, NANA, 0x00,
+ 0x00, 0xff, NANA, NANA, NANA, NANA, NANA, NANA, NANA,
+ 0x00, 0x00, 0x00, 0xe0, 0x00, 0x00, 0x00, NANA, 0x00,
+ 0x00, 0xff, NANA, 0x00, EOT} },
+ {0x07, "WDT",
+ {0x30, 0x60, 0x61, 0xf0, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6,
+ 0xf7, 0xf8, 0xf9, 0xfa, 0xfb, 0xfc, 0xfd, 0xfe, EOT},
+ {0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
+ 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x0e, EOT} },
+ {0x08, "CIR",
+ {0x30, 0x60, 0x61, 0x70, 0xf0, 0xf1, 0xf8, 0xf9, 0xfa,
+ 0xfb, 0xfc, 0xfd, 0xfe, EOT},
+ {0x00, 0x00, 0x00, 0x00, NANA, NANA, 0x00, 0x00, 0x80,
+ 0x3b, 0x00, 0x00, 0x00, EOT} },
+ {0x0a, "PME, ACPI, and ERP",
+ {0x30, 0xf0, 0xf1, 0xf2, 0xf3, 0xf4, 0xf5, 0xf6, 0xf7,
+ 0xfa, 0xfc, 0xfe, 0xe0, 0xe1, 0xe2, 0xe3, 0xe4, 0xe5,
+ 0xe6, 0xe7, 0xe8, 0xe9, 0xec, 0xed, 0xee, EOT},
+ {NANA, NANA, NANA, NANA, NANA, 0x26, 0x04, NANA, NANA,
+ NANA, NANA, NANA, NANA, 0xcc, NANA, 0x13, 0x09, 0xc7,
+ 0x09, 0x63, 0x10, 0xff, NANA, NANA, 0x00, EOT} },
+ {0x0b, "VREF",
+ {0xf0, 0xf1, 0xf2, 0xf3, 0xff, EOT},
+ {0x64, 0x64, 0x64, 0x00, 0x00, EOT} },
+ {EOT} } },
{EOT}
};
More information about the coreboot-gerrit
mailing list