[coreboot-gerrit] New patch to review for coreboot: [WIP] mb/gigabyte/ga-g41m-es2l: Configure environment controller
Arthur Heymans (arthur@aheymans.xyz)
gerrit at coreboot.org
Mon Nov 14 09:26:18 CET 2016
Arthur Heymans (arthur at aheymans.xyz) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/17415
-gerrit
commit f50de3ad5e4aaafc22c4ccc7ece9d26b18c24f3d
Author: Arthur Heymans <arthur at aheymans.xyz>
Date: Mon Nov 14 09:24:38 2016 +0100
[WIP] mb/gigabyte/ga-g41m-es2l: Configure environment controller
Values are taken from vendor bios.
Change-Id: I70aeea0240267e2975a97435275a7b483139bc38
Signed-off-by: Arthur Heymans <arthur at aheymans.xyz>
---
src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb | 7 +++++++
1 file changed, 7 insertions(+)
diff --git a/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb b/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb
index bd80742..21a9363 100644
--- a/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb
+++ b/src/mainboard/gigabyte/ga-g41m-es2l/devicetree.cb
@@ -82,6 +82,13 @@ chip northbridge/intel/x4x # Northbridge
device pci 1f.0 on # ISA bridge
subsystemid 0x1458 0x5001
chip superio/ite/it8718f # Super I/O
+ register hwm_ctl_register = "0xd7"
+ register hwm_main_ctl_register = "0x36"
+ register hwm_adc_temp_chan_en_reg = "0x1c"
+ register hwm_fan1_ctl_pwm = "0xfe"
+ register hwm_fan2_ctl_pwm = "0x7f"
+ register hwm_fan3_ctl_pwm = "0xc2"
+
device pnp 2e.0 on # Floppy
io 0x60 = 0x3f0
irq 0x70 = 6
More information about the coreboot-gerrit
mailing list