[coreboot-gerrit] New patch to review for coreboot: google/chell : update DPTF policy settings

Sumeet R Pawnikar (sumeet.r.pawnikar@intel.com) gerrit at coreboot.org
Fri Nov 11 10:21:56 CET 2016


Sumeet R Pawnikar (sumeet.r.pawnikar at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/17376

-gerrit

commit f80e5019ee68aa78af24521f3e2e44f867930ba0
Author: Sumeet Pawnikar <sumeet.r.pawnikar at intel.com>
Date:   Fri Nov 11 13:32:48 2016 +0530

    google/chell : update DPTF policy settings
    
    Fine tuned DPTF policy values for chell device.
    
    BUG=chrome-os-partner:54718
    BRANCH=None.
    TEST=Built for chell device.
    
    Change-Id: I46f69e3cd527ea3d28bdd7daa29d91f76770c277
    Signed-off-by: Sumeet Pawnikar <sumeet.r.pawnikar at intel.com>
---
 src/mainboard/google/chell/acpi/dptf.asl | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/src/mainboard/google/chell/acpi/dptf.asl b/src/mainboard/google/chell/acpi/dptf.asl
index 5af788d..5553925 100644
--- a/src/mainboard/google/chell/acpi/dptf.asl
+++ b/src/mainboard/google/chell/acpi/dptf.asl
@@ -29,7 +29,7 @@
 
 #define DPTF_TSR2_SENSOR_ID	3
 #define DPTF_TSR2_SENSOR_NAME	"DRAM"
-#define DPTF_TSR2_PASSIVE	51
+#define DPTF_TSR2_PASSIVE	52
 #define DPTF_TSR2_CRITICAL	75
 
 #define DPTF_TSR3_SENSOR_ID	4
@@ -66,7 +66,7 @@ Name (DTRT, Package () {
 	Package () { \_SB.PCI0.B0D4, \_SB.DPTF.TSR2, 100, 90, 0, 0, 0, 0 },
 
 	/* Charger Effect on Temp Sensor 2 */
-	Package () { \_SB.DPTF.TCHG, \_SB.DPTF.TSR2, 200, 600, 0, 0, 0, 0 },
+/*	Package () { \_SB.DPTF.TCHG, \_SB.DPTF.TSR2, 200, 600, 0, 0, 0, 0 }, */
 
 	/* CPU Effect on Temp Sensor 3 */
 	Package () { \_SB.PCI0.B0D4, \_SB.DPTF.TSR3, 100, 600, 0, 0, 0, 0 },
@@ -77,8 +77,8 @@ Name (MPPC, Package ()
 	0x2,		/* Revision */
 	Package () {	/* Power Limit 1 */
 		0,	/* PowerLimitIndex, 0 for Power Limit 1 */
-		2500,	/* PowerLimitMinimum */
-		7000,	/* PowerLimitMaximum */
+		3000,	/* PowerLimitMinimum */
+		6000,	/* PowerLimitMaximum */
 		1000,	/* TimeWindowMinimum */
 		1000,	/* TimeWindowMaximum */
 		250	/* StepSize */



More information about the coreboot-gerrit mailing list