[coreboot-gerrit] Patch merged into coreboot/master: soc/intel/skylake: Fix SATA booting to OS issue
gerrit at coreboot.org
gerrit at coreboot.org
Mon Nov 7 20:11:49 CET 2016
the following patch was just integrated into master:
commit cb8849b68671c54ea2521cd8fb1ba289136b5b85
Author: Subrata Banik <subrata.banik at intel.com>
Date: Fri Nov 4 13:26:41 2016 +0530
soc/intel/skylake: Fix SATA booting to OS issue
SATA device remains unrecognized if connected at Port 2.
Port control and Status register (PCS) is by default set by
hardware to the disabled state as a result of an initial
power on reset. OS read PCS register during boot causes
disabling of SATA ports and can't detect any devices.
BRANCH=none
BUG=chrome-os-partner:59335
TEST=Build and boot SKL from SATA device connected at Port 2.
Change-Id: I4866ca44567f5024edaca2d48098af5b4c67a7ac
Signed-off-by: Subrata Banik <subrata.banik at intel.com>
Reviewed-on: https://review.coreboot.org/17229
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin at chromium.org>
See https://review.coreboot.org/17229 for details.
-gerrit
More information about the coreboot-gerrit
mailing list