[coreboot-gerrit] Patch set updated for coreboot: soc/intel/skylake: Add device id for PCH-Y
Naresh Solanki (naresh.solanki@intel.com)
gerrit at coreboot.org
Mon Nov 7 05:36:46 CET 2016
Naresh Solanki (naresh.solanki at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/17244
-gerrit
commit 5b0df703f040c77d0626248bd14a5026fe6389fc
Author: Naresh G Solanki <naresh.solanki at intel.com>
Date: Sun Nov 6 12:36:31 2016 +0530
soc/intel/skylake: Add device id for PCH-Y
Add device id for PCH-Y used in Kaby Lake RVP3 board.
Change-Id: I9235265cf88e4d044e7216f53e6da7021fb68238
Signed-off-by: Naresh G Solanki <naresh.solanki at intel.com>
---
src/soc/intel/skylake/bootblock/report_platform.c | 13 +++++++------
src/soc/intel/skylake/include/soc/pch.h | 1 +
src/soc/intel/skylake/lpc.c | 1 +
3 files changed, 9 insertions(+), 6 deletions(-)
diff --git a/src/soc/intel/skylake/bootblock/report_platform.c b/src/soc/intel/skylake/bootblock/report_platform.c
index f10159f..c3a0392 100644
--- a/src/soc/intel/skylake/bootblock/report_platform.c
+++ b/src/soc/intel/skylake/bootblock/report_platform.c
@@ -51,12 +51,13 @@ static struct {
u16 lpcid;
const char *name;
} pch_table[] = {
- { PCH_SPT_LP_SAMPLE, "Skylake LP Sample" },
- { PCH_SPT_LP_U_BASE, "Skylake-U Base" },
- { PCH_SPT_LP_U_PREMIUM, "Skylake-U Premium" },
- { PCH_SPT_LP_Y_PREMIUM, "Skylake-Y Premium" },
- { PCH_KBL_LP_U_PREMIUM, "Kabylake-U Premium" },
- { PCH_KBL_LP_Y_PREMIUM, "Kabylake-Y Premium" },
+ { PCH_SPT_LP_SAMPLE, "Skylake LP Sample" },
+ { PCH_SPT_LP_U_BASE, "Skylake-U Base" },
+ { PCH_SPT_LP_U_PREMIUM, "Skylake-U Premium" },
+ { PCH_SPT_LP_Y_PREMIUM, "Skylake-Y Premium" },
+ { PCH_KBL_LP_U_PREMIUM, "Kabylake-U Premium" },
+ { PCH_KBL_LP_Y_PREMIUM, "Kabylake-Y Premium" },
+ { PCH_KBL_LP_Y_PREMIUM_HDCP22, "Kabylake-Y iHDCP 2.2 Premium"},
};
static struct {
diff --git a/src/soc/intel/skylake/include/soc/pch.h b/src/soc/intel/skylake/include/soc/pch.h
index 37fe1f9..701a6f5 100644
--- a/src/soc/intel/skylake/include/soc/pch.h
+++ b/src/soc/intel/skylake/include/soc/pch.h
@@ -26,6 +26,7 @@
#define PCH_SPT_LP_U_BASE 0x9d43
#define PCH_SPT_LP_U_PREMIUM 0x9d48
#define PCH_SPT_LP_Y_PREMIUM 0x9d46
+#define PCH_KBL_LP_Y_PREMIUM_HDCP22 0x9d4b
#define PCH_KBL_LP_U_PREMIUM 0x9d58
#define PCH_KBL_LP_Y_PREMIUM 0x9d56
diff --git a/src/soc/intel/skylake/lpc.c b/src/soc/intel/skylake/lpc.c
index 3b5ccfe..1355c80 100644
--- a/src/soc/intel/skylake/lpc.c
+++ b/src/soc/intel/skylake/lpc.c
@@ -319,6 +319,7 @@ static const unsigned short pci_device_ids[] = {
PCH_SPT_LP_Y_PREMIUM,
PCH_KBL_LP_U_PREMIUM,
PCH_KBL_LP_Y_PREMIUM,
+ PCH_KBL_LP_Y_PREMIUM_HDCP22,
0
};
More information about the coreboot-gerrit
mailing list