[coreboot-gerrit] Patch merged into coreboot/master: skylake: Add SD card device to configure card detect GPIO

gerrit at coreboot.org gerrit at coreboot.org
Tue May 31 18:46:58 CEST 2016


the following patch was just integrated into master:
commit b25a45ca46478bb5b0989f7e3f3aa5bdd8b36ef2
Author: Duncan Laurie <dlaurie at chromium.org>
Date:   Tue May 10 15:56:16 2016 -0700

    skylake: Add SD card device to configure card detect GPIO
    
    Add a PCI driver for the skylake SD card device and have it generate
    an entry in the SSDT for the card detect GPIO if it is provided by the
    mainboard in devicetree.
    
    This sets up a card detect GPIO configuration that will trigger an
    interrupt on both edges with a 100ms debounce timeout and can wake the
    SD controller from D3 state.
    
    The GpioInt() entry is bound to the "cd-gpio" device property which will
    be consumed by the kernel driver.
    
    The resulting ACPI output in the SSDT will be combined with the SDXC
    device declaration in the DSDT.
    
    Example:
    
    Scope (\_SB.PCI0.SDXC)
    {
      Name (_CRS, ResourceTemplate () {
        GpioInt (Edge, ActiveBoth, SharedAndWake, PullNone, 10000,
                 "\\_SB.PCI0.GPIO", 0, ResourceConsumer) { 35 }
      })
      Name (_DSD, Package () {
        ToUUID ("daffd814-6eba-4d8c-8a91-bc9bbf4aa301"),
        Package () {
          Package () { "cd-gpio", Package () { \_SB.PCI0.SDXC, 0, 0, 1 } }
        }
      })
    }
    
    Change-Id: Ie4c1bfadd962cf55a987edb9ef86e92174205770
    Signed-off-by: Duncan Laurie <dlaurie at chromium.org>
    Reviewed-on: https://review.coreboot.org/14995
    Tested-by: build bot (Jenkins)
    Reviewed-by: Aaron Durbin <adurbin at chromium.org>


See https://review.coreboot.org/14995 for details.

-gerrit



More information about the coreboot-gerrit mailing list