[coreboot-gerrit] Patch set updated for coreboot: soc/qualcomm/ipq40xx: Map OCIMEM

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Mon May 9 19:59:09 CEST 2016


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/14671

-gerrit

commit 1cff62e5cddcd7d8ddb2a9093efa317938fc9d95
Author: Varadarajan Narayanan <varada at codeaurora.org>
Date:   Mon Nov 16 13:22:02 2015 +0530

    soc/qualcomm/ipq40xx: Map OCIMEM
    
    DDR binary runs from here
    
    BUG=chrome-os-partner:49249
    TEST=Boots and DDR seems to be usable
    BRANCH=none
    
    Change-Id: I6111dddcabf05e5cb84ee9ebcc1803addb1e91cf
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: 7baf2079845964a150f51d558b396a1a9b0dc0a3
    Original-Change-Id: I1d7230b229db3abfb73e6d8f9ca085650e6abec8
    Original-Signed-off-by: Varadarajan Narayanan <varada at codeaurora.org>
    Original-Reviewed-on: https://chromium-review.googlesource.com/333313
    Original-Commit-Ready: David Hendricks <dhendrix at chromium.org>
    Original-Tested-by: David Hendricks <dhendrix at chromium.org>
    Original-Reviewed-by: David Hendricks <dhendrix at chromium.org>
---
 src/mainboard/google/gale/mmu.c | 7 +++++++
 src/mainboard/google/gale/mmu.h | 2 ++
 2 files changed, 9 insertions(+)

diff --git a/src/mainboard/google/gale/mmu.c b/src/mainboard/google/gale/mmu.c
index 6c096a5..4b0ffec 100644
--- a/src/mainboard/google/gale/mmu.c
+++ b/src/mainboard/google/gale/mmu.c
@@ -20,6 +20,9 @@
 #define WIFI_IMEM_1_START	((uintptr_t)_wifi_imem_1 / KiB)
 #define WIFI_IMEM_1_END		((uintptr_t)_ewifi_imem_1 / KiB)
 
+#define OC_IMEM_START		((uintptr_t)_oc_imem / KiB)
+#define OC_IMEM_END		((uintptr_t)_eoc_imem / KiB)
+
 #define DRAM_START		((uintptr_t)_dram / MiB)
 #define DRAM_SIZE		(CONFIG_DRAM_SIZE_MB)
 #define DRAM_END		(DRAM_START + DRAM_SIZE)
@@ -61,6 +64,10 @@ void setup_mmu(enum dram_state dram)
 				WIFI_IMEM_1_END - WIFI_IMEM_1_START,
 				DCACHE_WRITEBACK);
 
+	mmu_config_range_kb(OC_IMEM_START,
+				OC_IMEM_END - OC_IMEM_START,
+				DCACHE_WRITEBACK);
+
 	/* Map DRAM memory */
 	setup_dram_mappings(dram);
 
diff --git a/src/mainboard/google/gale/mmu.h b/src/mainboard/google/gale/mmu.h
index e3347c8..f7bffd2 100644
--- a/src/mainboard/google/gale/mmu.h
+++ b/src/mainboard/google/gale/mmu.h
@@ -16,6 +16,8 @@ extern u8 _wifi_imem_0[];	/* Linker script supplied */
 extern u8 _ewifi_imem_0[];
 extern u8 _wifi_imem_1[];
 extern u8 _ewifi_imem_1[];
+extern u8 _oc_imem[];
+extern u8 _eoc_imem[];
 
 enum dram_state {
 	DRAM_INITIALIZED = 0,



More information about the coreboot-gerrit mailing list