[coreboot-gerrit] New patch to review for coreboot: tegra132, tegra210: Fix "becasue" typo in comments

Paul Kocialkowski (contact@paulk.fr) gerrit at coreboot.org
Sat May 7 14:58:12 CEST 2016


Paul Kocialkowski (contact at paulk.fr) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/14735

-gerrit

commit b84a366b1cab077f319ff47a9076883728034d32
Author: Paul Kocialkowski <contact at paulk.fr>
Date:   Sat May 7 14:31:35 2016 +0200

    tegra132, tegra210: Fix "becasue" typo in comments
    
    This renames "becasue" occurrences to "because".
    
    Change-Id: I7862ce6a865cb1525ca1cef69c2eb1e90cc76a9d
    Signed-off-by: Paul Kocialkowski <contact at paulk.fr>
---
 src/soc/nvidia/tegra132/dc.c | 2 +-
 src/soc/nvidia/tegra210/dc.c | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/src/soc/nvidia/tegra132/dc.c b/src/soc/nvidia/tegra132/dc.c
index d762d15..354eb7d 100644
--- a/src/soc/nvidia/tegra132/dc.c
+++ b/src/soc/nvidia/tegra132/dc.c
@@ -138,7 +138,7 @@ void update_display_shift_clock_divider(struct display_controller *disp_ctrl,
  *   set up window registers and activate window except two:
  *   frame buffer base address register (WINBUF_START_ADDR) and
  *   display enable register (_DISP_DISP_WIN_OPTIONS). This is
- *   becasue framebuffer is not available until payload stage.
+ *   because framebuffer is not available until payload stage.
  */
 void update_window(const struct soc_nvidia_tegra132_config *config)
 {
diff --git a/src/soc/nvidia/tegra210/dc.c b/src/soc/nvidia/tegra210/dc.c
index bb24a13..b54614f 100644
--- a/src/soc/nvidia/tegra210/dc.c
+++ b/src/soc/nvidia/tegra210/dc.c
@@ -138,7 +138,7 @@ void update_display_shift_clock_divider(struct display_controller *disp_ctrl,
  *   set up window registers and activate window except two:
  *   frame buffer base address register (WINBUF_START_ADDR) and
  *   display enable register (_DISP_DISP_WIN_OPTIONS). This is
- *   becasue framebuffer is not available until payload stage.
+ *   because framebuffer is not available until payload stage.
  */
 void update_window(const struct soc_nvidia_tegra210_config *config)
 {



More information about the coreboot-gerrit mailing list