[coreboot-gerrit] Patch set updated for coreboot: cpu/x86: remove BACKUP_DEFAULT_SMM_REGION option

Aaron Durbin (adurbin@chromium.org) gerrit at coreboot.org
Wed May 4 16:07:24 CEST 2016


Aaron Durbin (adurbin at chromium.org) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/14561

-gerrit

commit d1afc4d0dbb686cee8a927d7934892a0ebe16cfb
Author: Aaron Durbin <adurbin at chromium.org>
Date:   Sat Apr 30 15:14:18 2016 -0500

    cpu/x86: remove BACKUP_DEFAULT_SMM_REGION option
    
    Unconditionally provide the backup default SMM area API. There's no
    reason to guard the symbols behind anything since linker garbage
    collection is implemented. A board or chipset is free to use the
    code or not without needing to select an option.
    
    Change-Id: I14cf1318136a17f48ba5ae119507918190e25387
    Signed-off-by: Aaron Durbin <adurbin at chromium.org>
---
 src/cpu/intel/haswell/Kconfig        |  1 -
 src/cpu/x86/Kconfig                  |  6 ----
 src/cpu/x86/Makefile.inc             |  1 +
 src/cpu/x86/backup_default_smm.c     | 64 ++++++++++++++++++++++++++++++++++++
 src/cpu/x86/smm/Makefile.inc         |  1 -
 src/cpu/x86/smm/backup_default_smm.c | 64 ------------------------------------
 src/soc/intel/baytrail/Kconfig       |  1 -
 src/soc/intel/braswell/Kconfig       |  1 -
 src/soc/intel/broadwell/Kconfig      |  1 -
 src/soc/intel/skylake/Kconfig        |  1 -
 10 files changed, 65 insertions(+), 76 deletions(-)

diff --git a/src/cpu/intel/haswell/Kconfig b/src/cpu/intel/haswell/Kconfig
index 779f1d6..ec75391 100644
--- a/src/cpu/intel/haswell/Kconfig
+++ b/src/cpu/intel/haswell/Kconfig
@@ -10,7 +10,6 @@ config CPU_SPECIFIC_OPTIONS
 	select ARCH_VERSTAGE_X86_32
 	select ARCH_ROMSTAGE_X86_32
 	select ARCH_RAMSTAGE_X86_32
-	select BACKUP_DEFAULT_SMM_REGION
 	select HAVE_MONOTONIC_TIMER
 	select SMP
 	select MMX
diff --git a/src/cpu/x86/Kconfig b/src/cpu/x86/Kconfig
index 6cd65cc..e80f02b 100644
--- a/src/cpu/x86/Kconfig
+++ b/src/cpu/x86/Kconfig
@@ -127,12 +127,6 @@ config PLATFORM_USES_FSP1_0
 	  Selected for Intel processors/platform combinations that use the
 	  Intel Firmware Support Package (FSP) 1.0 for initialization.
 
-config BACKUP_DEFAULT_SMM_REGION
-	def_bool n
-	help
-	 The CPU support will select this option if the default SMM region
-	 needs to be backed up for suspend/resume purposes.
-
 config MIRROR_PAYLOAD_TO_RAM_BEFORE_LOADING
 	def_bool n
 	help
diff --git a/src/cpu/x86/Makefile.inc b/src/cpu/x86/Makefile.inc
index 0efbdd7..1724a06 100644
--- a/src/cpu/x86/Makefile.inc
+++ b/src/cpu/x86/Makefile.inc
@@ -5,6 +5,7 @@ endif
 subdirs-$(CONFIG_PARALLEL_MP) += name
 ramstage-$(CONFIG_PARALLEL_MP) += mp_init.c
 ramstage-$(CONFIG_MIRROR_PAYLOAD_TO_RAM_BEFORE_LOADING) += mirror_payload.c
+ramstage-y += backup_default_smm.c
 
 additional-dirs += $(obj)/cpu/x86
 
diff --git a/src/cpu/x86/backup_default_smm.c b/src/cpu/x86/backup_default_smm.c
new file mode 100644
index 0000000..2023aed
--- /dev/null
+++ b/src/cpu/x86/backup_default_smm.c
@@ -0,0 +1,64 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2014 Google Inc
+ *
+ * This program is free software; you can redistribute it and/or
+ * modify it under the terms of the GNU General Public License as
+ * published by the Free Software Foundation; version 2 of
+ * the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ * GNU General Public License for more details.
+ */
+
+#include <string.h>
+#include <arch/acpi.h>
+#include <console/console.h>
+#include <cbmem.h>
+#include <cpu/x86/smm.h>
+
+void *backup_default_smm_area(void)
+{
+	void *save_area;
+	const void *default_smm = (void *)SMM_DEFAULT_BASE;
+
+	if (!IS_ENABLED(CONFIG_HAVE_ACPI_RESUME))
+		return NULL;
+
+	/*
+	 * The buffer needs to be preallocated regardless. In the non-resume
+	 * path it will be allocated for handling resume. Note that cbmem_add()
+	 * does a find before the addition.
+	 */
+	save_area = cbmem_add(CBMEM_ID_SMM_SAVE_SPACE, SMM_DEFAULT_SIZE);
+
+	if (save_area == NULL) {
+		printk(BIOS_DEBUG, "SMM save area not added.\n");
+		return NULL;
+	}
+
+	/* Only back up the area on S3 resume. */
+	if (acpi_is_wakeup_s3()) {
+		memcpy(save_area, default_smm, SMM_DEFAULT_SIZE);
+		return save_area;
+	}
+
+	/*
+	 * Not the S3 resume path. No need to restore memory contents after
+	 * SMM relocation.
+	 */
+	return NULL;
+}
+
+void restore_default_smm_area(void *smm_save_area)
+{
+	void *default_smm = (void *)SMM_DEFAULT_BASE;
+
+	if (smm_save_area == NULL)
+		return;
+
+	memcpy(default_smm, smm_save_area, SMM_DEFAULT_SIZE);
+}
diff --git a/src/cpu/x86/smm/Makefile.inc b/src/cpu/x86/smm/Makefile.inc
index 72c9796..32f5ea7 100644
--- a/src/cpu/x86/smm/Makefile.inc
+++ b/src/cpu/x86/smm/Makefile.inc
@@ -13,7 +13,6 @@
 ## GNU General Public License for more details.
 ##
 
-ramstage-$(CONFIG_BACKUP_DEFAULT_SMM_REGION) += backup_default_smm.c
 ramstage-y += smm_module_loader.c
 
 ifeq ($(CONFIG_ARCH_RAMSTAGE_X86_32),y)
diff --git a/src/cpu/x86/smm/backup_default_smm.c b/src/cpu/x86/smm/backup_default_smm.c
deleted file mode 100644
index 2023aed..0000000
--- a/src/cpu/x86/smm/backup_default_smm.c
+++ /dev/null
@@ -1,64 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2014 Google Inc
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; version 2 of
- * the License.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
- * GNU General Public License for more details.
- */
-
-#include <string.h>
-#include <arch/acpi.h>
-#include <console/console.h>
-#include <cbmem.h>
-#include <cpu/x86/smm.h>
-
-void *backup_default_smm_area(void)
-{
-	void *save_area;
-	const void *default_smm = (void *)SMM_DEFAULT_BASE;
-
-	if (!IS_ENABLED(CONFIG_HAVE_ACPI_RESUME))
-		return NULL;
-
-	/*
-	 * The buffer needs to be preallocated regardless. In the non-resume
-	 * path it will be allocated for handling resume. Note that cbmem_add()
-	 * does a find before the addition.
-	 */
-	save_area = cbmem_add(CBMEM_ID_SMM_SAVE_SPACE, SMM_DEFAULT_SIZE);
-
-	if (save_area == NULL) {
-		printk(BIOS_DEBUG, "SMM save area not added.\n");
-		return NULL;
-	}
-
-	/* Only back up the area on S3 resume. */
-	if (acpi_is_wakeup_s3()) {
-		memcpy(save_area, default_smm, SMM_DEFAULT_SIZE);
-		return save_area;
-	}
-
-	/*
-	 * Not the S3 resume path. No need to restore memory contents after
-	 * SMM relocation.
-	 */
-	return NULL;
-}
-
-void restore_default_smm_area(void *smm_save_area)
-{
-	void *default_smm = (void *)SMM_DEFAULT_BASE;
-
-	if (smm_save_area == NULL)
-		return;
-
-	memcpy(default_smm, smm_save_area, SMM_DEFAULT_SIZE);
-}
diff --git a/src/soc/intel/baytrail/Kconfig b/src/soc/intel/baytrail/Kconfig
index 8de32de..fcf382e 100644
--- a/src/soc/intel/baytrail/Kconfig
+++ b/src/soc/intel/baytrail/Kconfig
@@ -11,7 +11,6 @@ config CPU_SPECIFIC_OPTIONS
 	select ARCH_VERSTAGE_X86_32
 	select ARCH_ROMSTAGE_X86_32
 	select ARCH_RAMSTAGE_X86_32
-	select BACKUP_DEFAULT_SMM_REGION
 	select CACHE_MRC_SETTINGS
 	select CPU_INTEL_TURBO_NOT_PACKAGE_SCOPED
 	select SUPPORT_CPU_UCODE_IN_CBFS
diff --git a/src/soc/intel/braswell/Kconfig b/src/soc/intel/braswell/Kconfig
index 053aa29..3c6f788 100644
--- a/src/soc/intel/braswell/Kconfig
+++ b/src/soc/intel/braswell/Kconfig
@@ -11,7 +11,6 @@ config CPU_SPECIFIC_OPTIONS
 	select ARCH_RAMSTAGE_X86_32
 	select ARCH_ROMSTAGE_X86_32
 	select ARCH_VERSTAGE_X86_32
-	select BACKUP_DEFAULT_SMM_REGION
 	select CACHE_MRC_SETTINGS
 	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM if RELOCATABLE_RAMSTAGE
 	select COLLECT_TIMESTAMPS
diff --git a/src/soc/intel/broadwell/Kconfig b/src/soc/intel/broadwell/Kconfig
index 33644e8..1c29d77 100644
--- a/src/soc/intel/broadwell/Kconfig
+++ b/src/soc/intel/broadwell/Kconfig
@@ -11,7 +11,6 @@ config CPU_SPECIFIC_OPTIONS
 	select ARCH_VERSTAGE_X86_32
 	select ARCH_ROMSTAGE_X86_32
 	select ARCH_RAMSTAGE_X86_32
-	select BACKUP_DEFAULT_SMM_REGION
 	select CACHE_MRC_SETTINGS
 	select MRC_SETTINGS_PROTECT
 	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM if RELOCATABLE_RAMSTAGE
diff --git a/src/soc/intel/skylake/Kconfig b/src/soc/intel/skylake/Kconfig
index 302b575..0b7dc8c 100644
--- a/src/soc/intel/skylake/Kconfig
+++ b/src/soc/intel/skylake/Kconfig
@@ -12,7 +12,6 @@ config CPU_SPECIFIC_OPTIONS
 	select ARCH_ROMSTAGE_X86_32
 	select ARCH_VERSTAGE_X86_32
 	select ACPI_NHLT
-	select BACKUP_DEFAULT_SMM_REGION
 	select CACHE_MRC_SETTINGS
 	select CACHE_RELOCATED_RAMSTAGE_OUTSIDE_CBMEM if RELOCATABLE_RAMSTAGE
 	select COLLECT_TIMESTAMPS



More information about the coreboot-gerrit mailing list