[coreboot-gerrit] Patch set updated for coreboot: rockchip: rk3399: correct sdram inc file DENALI_CTL_217_DATA value
Martin Roth (martinroth@google.com)
gerrit at coreboot.org
Wed Jun 22 20:35:48 CEST 2016
Martin Roth (martinroth at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/15307
-gerrit
commit b321f37cb5869cc63129fa0ff0d15ad76e9146a5
Author: Lin Huang <hl at rock-chips.com>
Date: Thu Jun 16 10:39:10 2016 +0800
rockchip: rk3399: correct sdram inc file DENALI_CTL_217_DATA value
for per cs training, there should be more cycles to switch delay line.
so increase W2W_DIFFCS_DLY_F0 value from 0x1 to 0x5.
BRANCH=none
BUG=chrome-os-partner:54144
TEST=run "stressapptest -M 1024 -s 1000" and pass
Change-Id: I11720b7c6f009789b88ca26fc5da88597ed1622e
Signed-off-by: Martin Roth <martinroth at chromium.org>
Original-Commit-Id: 9de93beae09174d50a31d2df655529f71628f77c
Original-Change-Id: Ide23fff04fd63fb0afc538b610b7685756f79f8d
Original-Signed-off-by: Lin Huang <hl at rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/352953
Original-Commit-Ready: Vadim Bendebury <vbendeb at chromium.org>
Original-Tested-by: Vadim Bendebury <vbendeb at chromium.org>
Original-Reviewed-by: Douglas Anderson <dianders at chromium.org>
Original-Reviewed-by: Derek Basehore <dbasehore at chromium.org>
---
src/mainboard/google/gru/sdram_inf/gru-sdram-lpddr3-hynix-4GB.inc | 2 +-
src/mainboard/google/gru/sdram_inf/kevin-sdram-lpddr3-hynix-4GB.inc | 2 +-
2 files changed, 2 insertions(+), 2 deletions(-)
diff --git a/src/mainboard/google/gru/sdram_inf/gru-sdram-lpddr3-hynix-4GB.inc b/src/mainboard/google/gru/sdram_inf/gru-sdram-lpddr3-hynix-4GB.inc
index 05ad2fd..0bc9e31 100644
--- a/src/mainboard/google/gru/sdram_inf/gru-sdram-lpddr3-hynix-4GB.inc
+++ b/src/mainboard/google/gru/sdram_inf/gru-sdram-lpddr3-hynix-4GB.inc
@@ -276,7 +276,7 @@
0x04040001, /* DENALI_CTL_214_DATA */
0x0c0c0c04, /* DENALI_CTL_215_DATA */
0x02080808, /* DENALI_CTL_216_DATA */
- 0x02010103, /* DENALI_CTL_217_DATA */
+ 0x02050103, /* DENALI_CTL_217_DATA */
0x02010103, /* DENALI_CTL_218_DATA */
0x00010103, /* DENALI_CTL_219_DATA */
0x00020202, /* DENALI_CTL_220_DATA */
diff --git a/src/mainboard/google/gru/sdram_inf/kevin-sdram-lpddr3-hynix-4GB.inc b/src/mainboard/google/gru/sdram_inf/kevin-sdram-lpddr3-hynix-4GB.inc
index 9a890af..4435624 100644
--- a/src/mainboard/google/gru/sdram_inf/kevin-sdram-lpddr3-hynix-4GB.inc
+++ b/src/mainboard/google/gru/sdram_inf/kevin-sdram-lpddr3-hynix-4GB.inc
@@ -275,7 +275,7 @@
0x04030001, /* DENALI_CTL_214_DATA */
0x08080803, /* DENALI_CTL_215_DATA */
0x02080808, /* DENALI_CTL_216_DATA */
- 0x02010203, /* DENALI_CTL_217_DATA */
+ 0x02050203, /* DENALI_CTL_217_DATA */
0x02010303, /* DENALI_CTL_218_DATA */
0x00010203, /* DENALI_CTL_219_DATA */
0x00020202, /* DENALI_CTL_220_DATA */
More information about the coreboot-gerrit
mailing list