[coreboot-gerrit] Patch set updated for coreboot: ec/google/chromeec/acpi :Enable DPTF charger/TSR1/TSR2 participant.
Hannah Williams (hannah.williams@intel.com)
gerrit at coreboot.org
Thu Jan 28 03:25:53 CET 2016
Hannah Williams (hannah.williams at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/12748
-gerrit
commit 9c7f4680fd4cad36a10e272c50d00b1cc45c066d
Author: Freddy Paul <freddy.paul at intel.com>
Date: Fri Oct 2 19:06:57 2015 -0700
ec/google/chromeec/acpi :Enable DPTF charger/TSR1/TSR2 participant.
TEST=Plug/Unplug AC Adapter multiple times and make sure device is
charging properly.
Original-Reviewed-on: https://chromium-review.googlesource.com/303990
Original-Reviewed-by: Jenny Tc <jenny.tc at intel.com>
Original-Reviewed-by: T.H. Lin <T.H_Lin at quantatw.com>
Original-Tested-by: T.H. Lin <T.H_Lin at quantatw.com>
Original-Tested-by: Jagadish Krishnamoorthy <jagadish.krishnamoorthy at intel.com>
Original-Reviewed-by: Divya Jyothi <divya.jyothi at intel.com>
Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
Original-Signed-off-by: Freddy Paul <freddy.paul at intel.com>
Change-Id: I188e80e6688d0bac5bed6dd64cd2d0feefa30d3f
Signed-off-by: Hannah Williams <hannah.williams at intel.com>
Signed-off-by: Freddy Paul <freddy.paul at intel.com>
Signed-off-by: Hannah Williams <hannah.williams at intel.com>
---
src/ec/google/chromeec/acpi/ec.asl | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/src/ec/google/chromeec/acpi/ec.asl b/src/ec/google/chromeec/acpi/ec.asl
index 68d5106..4eb4e17 100644
--- a/src/ec/google/chromeec/acpi/ec.asl
+++ b/src/ec/google/chromeec/acpi/ec.asl
@@ -22,7 +22,9 @@
// Mainboard specific throttle handler
External (\_TZ.THRT, MethodObj)
External (\_SB.DPTF.TEVT, MethodObj)
+#ifdef DPTF_ENABLE_CHARGER
External (\_SB.DPTF.TCHG, DeviceObj)
+#endif
Device (EC0)
{
@@ -170,10 +172,12 @@ Device (EC0)
Store ("EC: AC CONNECTED", Debug)
Store (ACEX, \PWRS)
Notify (AC, 0x80)
+#ifdef DPTF_ENABLE_CHARGER
If (CondRefOf (\_SB.DPTF.TCHG)) {
\_SB.DPTF.TCHG.SPPC (\_SB.DPTF.TCHG.PPPC ())
Notify (\_SB.DPTF.TCHG, 0x80)
}
+#endif
\PNOT ()
}
@@ -183,9 +187,11 @@ Device (EC0)
Store ("EC: AC DISCONNECTED", Debug)
Store (ACEX, \PWRS)
Notify (AC, 0x80)
+#ifdef DPTF_ENABLE_CHARGER
If (CondRefOf (\_SB.DPTF.TCHG)) {
Notify (\_SB.DPTF.TCHG, 0x80)
}
+#endif
\PNOT ()
}
More information about the coreboot-gerrit
mailing list