[coreboot-gerrit] New patch to review for coreboot: intel/apollolake_rvp: Enable power for SATA Direct Connect

Andrey Petrov (andrey.petrov@intel.com) gerrit at coreboot.org
Sun Jan 24 03:34:07 CET 2016


Andrey Petrov (andrey.petrov at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/13395

-gerrit

commit 5b70351e6ae49e232383d8c0483528049921570b
Author: Alexandru Gagniuc <alexandrux.gagniuc at intel.com>
Date:   Fri Jan 8 09:37:13 2016 -0800

    intel/apollolake_rvp: Enable power for SATA Direct Connect
    
    The SATA Direct Connect is a 22-pin SATA connector that can accept
    an SSD or low-power HDD, providing 3.3V and 5V power rails. These
    power rails are gated with transistors, and are controlled by
    GPIO 22. Set GPIO 22 to output high to enable this SATA connector.
    
    Change-Id: Id6c48362b8d7ad11da4f53b5300b063d5efc9827
    Signed-off-by: Alexandru Gagniuc <alexandrux.gagniuc at intel.com>
---
 src/mainboard/intel/apollolake_rvp/mainboard.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/src/mainboard/intel/apollolake_rvp/mainboard.c b/src/mainboard/intel/apollolake_rvp/mainboard.c
index a844145..8a0ab2a 100644
--- a/src/mainboard/intel/apollolake_rvp/mainboard.c
+++ b/src/mainboard/intel/apollolake_rvp/mainboard.c
@@ -15,6 +15,7 @@
 
 /* TODO: Move GPIO config to its own file once we get more GPIOs in the list */
 static const struct pad_config aplk_rvp_gpios[] = {
+	PAD_CFG_GPO(GPIO_22, 1, DEEP),			/* SATA Direct power */
 	PAD_CFG_NF(GPIO_46, NATIVE, DEEP, NF1),		/* UART2 RX*/
 	PAD_CFG_NF(GPIO_47, NATIVE, DEEP, NF1),		/* UART2 TX*/
 	PAD_CFG_NF(GPIO_193, NATIVE, DEEP, NF1),	/* PANEL0_VDDEN */



More information about the coreboot-gerrit mailing list