[coreboot-gerrit] New patch to review for coreboot: intel/kunimitsu: Set I2C[4] port voltage to 1.8v

Patrick Georgi (pgeorgi@google.com) gerrit at coreboot.org
Fri Jan 15 16:45:47 CET 2016


Patrick Georgi (pgeorgi at google.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/13010

-gerrit

commit 590e48b46c51ba6f2e39fe131a579077677d9a5d
Author: Naresh G Solanki <Naresh.Solanki at intel.com>
Date:   Wed Dec 2 20:02:07 2015 +0530

    intel/kunimitsu: Set I2C[4] port voltage to 1.8v
    
    As the audio card needs 1.8V I2C operation. This patch adds
    entry into devicetree.cb to set I2C port 4 operate at 1.8V.
    
    Branch=None
    Bug=chrome-os-partner:47821
    Test=Built & booted kunimitsu board. Verified that I2C
    port 4 is operating at 1.8V level
    
    CQ-DEPEND=CL:*242225, CL:*241206, CL:315167
    
    Change-Id: Ida69b885737aef0cfcf6a6ca21b3650169e614d9
    Signed-off-by: Patrick Georgi <pgeorgi at chromium.org>
    Original-Commit-Id: 990df9c1c65e75aae0a1329ead3790e78021b804
    Original-Change-Id: Ifbb65e3d83561b52cc18e48b89d146c2f88f289b
    Original-Signed-off-by: Naresh G Solanki <Naresh.Solanki at intel.com>
    Original-Reviewed-on: https://chromium-review.googlesource.com/315168
    Original-Commit-Ready: Naresh Solanki <naresh.solanki at intel.com>
    Original-Tested-by: Robbie Zhang <robbie.zhang at intel.com>
    Original-Reviewed-by: Duncan Laurie <dlaurie at chromium.org>
---
 src/mainboard/intel/kunimitsu/devicetree.cb | 1 +
 1 file changed, 1 insertion(+)

diff --git a/src/mainboard/intel/kunimitsu/devicetree.cb b/src/mainboard/intel/kunimitsu/devicetree.cb
index 75bb7c4..572dd43 100644
--- a/src/mainboard/intel/kunimitsu/devicetree.cb
+++ b/src/mainboard/intel/kunimitsu/devicetree.cb
@@ -149,6 +149,7 @@ chip soc/intel/skylake
 	register "usb3_ports[1]" = "USB3_PORT_DEFAULT" # Type-C Port 2
 	register "usb3_ports[2]" = "USB3_PORT_DEFAULT" # Type-A Port (card)
 	register "usb3_ports[3]" = "USB3_PORT_DEFAULT" # Type-A Port (board)
+	register "SerialIoI2cVoltage[4]" = "1"         # I2C4 is 1.8V
 
 	# Must leave UART0 enabled or SD/eMMC will not work as PCI
 	register "SerialIoDevMode" = "{ \



More information about the coreboot-gerrit mailing list