[coreboot-gerrit] Patch set updated for coreboot: Cyan :Enable DPTF charger/TSR1/TSR2 participant

Hannah Williams (hannah.williams@intel.com) gerrit at coreboot.org
Tue Jan 12 16:46:46 CET 2016


Hannah Williams (hannah.williams at intel.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/12748

-gerrit

commit 3e4df4605e588d25cb4187471483dd9e065f0c99
Author: Freddy Paul <freddy.paul at intel.com>
Date:   Fri Oct 2 19:06:57 2015 -0700

    Cyan :Enable DPTF charger/TSR1/TSR2 participant
    
    With DPTF running we need to enable charger participant.
    
    DPTF keeps polling PPPC every 3 sec and as long as it see the
    proper value when it reads PPPC it will enable charging as long
    as temperature is not too high.
    
    Requesting to charge the battery on every AC connect query(_Q04)
    without knowing if battery expect charging is not good, hence we
    need to remove that too.
    
    TEST=Plug/Unplug AC Adapter multiple times and make sure device is
         charging  properly.
    CQ-DEPEND=CL:12747
    
    Original-Reviewed-on: https://chromium-review.googlesource.com/303990
    Original-Reviewed-by: Jenny Tc <jenny.tc at intel.com>
    Original-Reviewed-by: T.H. Lin <T.H_Lin at quantatw.com>
    Original-Tested-by: T.H. Lin <T.H_Lin at quantatw.com>
    Original-Tested-by: Jagadish Krishnamoorthy <jagadish.krishnamoorthy at intel.com>
    Original-Reviewed-by: Divya Jyothi <divya.jyothi at intel.com>
    Original-Reviewed-by: Aaron Durbin <adurbin at chromium.org>
    Original-Signed-off-by: Freddy Paul <freddy.paul at intel.com>
    
    Change-Id: I188e80e6688d0bac5bed6dd64cd2d0feefa30d3f
    Signed-off-by: Hannah Williams <hannah.williams at intel.com>
    Signed-off-by: Freddy Paul <freddy.paul at intel.com>
---
 src/ec/google/chromeec/acpi/ec.asl      | 6 ++++++
 src/mainboard/google/cyan/acpi/dptf.asl | 2 +-
 2 files changed, 7 insertions(+), 1 deletion(-)

diff --git a/src/ec/google/chromeec/acpi/ec.asl b/src/ec/google/chromeec/acpi/ec.asl
index bcb26bf..44a7eed 100644
--- a/src/ec/google/chromeec/acpi/ec.asl
+++ b/src/ec/google/chromeec/acpi/ec.asl
@@ -22,7 +22,9 @@
 // Mainboard specific throttle handler
 External (\_TZ.THRT, MethodObj)
 External (\_SB.DPTF.TEVT, MethodObj)
+#ifdef DPTF_ENABLE_CHARGER
 External (\_SB.DPTF.TCHG, DeviceObj)
+#endif
 
 Device (EC0)
 {
@@ -170,9 +172,11 @@ Device (EC0)
 		Store ("EC: AC CONNECTED", Debug)
 		Store (ACEX, \PWRS)
 		Notify (AC, 0x80)
+#ifdef DPTF_ENABLE_CHARGER
 		If (CondRefOf (\_SB.DPTF.TCHG)) {
 			Notify (\_SB.DPTF.TCHG, 0x80)
 		}
+#endif
 		\PNOT ()
 	}
 
@@ -182,9 +186,11 @@ Device (EC0)
 		Store ("EC: AC DISCONNECTED", Debug)
 		Store (ACEX, \PWRS)
 		Notify (AC, 0x80)
+#ifdef DPTF_ENABLE_CHARGER
 		If (CondRefOf (\_SB.DPTF.TCHG)) {
 			Notify (\_SB.DPTF.TCHG, 0x80)
 		}
+#endif
 		\PNOT ()
 	}
 
diff --git a/src/mainboard/google/cyan/acpi/dptf.asl b/src/mainboard/google/cyan/acpi/dptf.asl
index ffa8886..b3a93e2 100755
--- a/src/mainboard/google/cyan/acpi/dptf.asl
+++ b/src/mainboard/google/cyan/acpi/dptf.asl
@@ -50,7 +50,7 @@ Name (DTRT, Package () {
 	Package () { \_SB.PCI0.B0DB, \_SB.PCI0.B0DB, 100, 50, 0, 0, 0, 0 },
 
 	/* CPU Effect on Temp Sensor 0 */
-	Package () { \_SB.PCI0.B0DB, \_SB.DPTF.TSR0, 100, 600, 0, 0, 0, 0 },
+	Package () { \_SB.PCI0.B0DB, \_SB.DPTF.TSR0, 100, 100, 0, 0, 0, 0 },
 
 #ifdef DPTF_ENABLE_CHARGER
 	/* Charger Effect on Temp Sensor 1 */



More information about the coreboot-gerrit mailing list